參數(shù)資料
型號： M306K9F8LRP
元件分類： 微控制器/微處理器
英文描述： 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP144
封裝： 16 X 16 MM, 0.40 MM PITCH, PLASTIC, TQFP-144
文件頁數(shù)： 51/101頁
文件大?。?/td> 2590K
代理商： M306K9F8LRP
Rev.1.00
Jun 06, 2003
page 36 of 290
M16C/6K9 Group
0100
0
Invalid
Division by 2 mode
1000
0
Invalid
Division by 4 mode
Invalid
0
1
0
Invalid
Division by 8 mode
1100
0
Invalid
Division by 16 mode
0000
0
Invalid
No-division mode
Invalid
1
Invalid
0
1
Low-speed mode
Invalid
1
Invalid
1
Low power dissipation mode
Status Transition Of BCLK
Power dissipation can be reduced and low-voltage operation achieved by changing the count source for
BCLK. Table.WA-4 shows the operating modes corresponding to the settings of system clock control regis-
ters 0 and 1.
After a reset, operation defaults to division by 8 mode. When shifting from high speed mode or mid-speed
mode to stop mode, and after a reset main clock division select bit 0 (bit 6 at address 000616) is set to “1”. It
is matained in low speed mode and low power dissipation mode.
(1) Division by 2 mode
The main clock is divided by 2 to obtain the BCLK.
(2) Division by 4 mode
The main clock is divided by 4 to obtain the BCLK.
(3) Division by 8 mode
The main clock is divided by 8 to obtain the BCLK. After reset, it works in this mode. Note that oscillation of
the main clock must have stabilized before transferring from this mode to No-division, Division by 2 and
Division by 4 mode. Oscillation of the sub clock must have stabilized before transferring this mode to Low-
speed mode and Low power dissipation mode.
(4) Division by 16 mode
The main clock is divided by 16 to obtain the BCLK.
(5) No-division mode
The main clock is used as the BCLK.
(6) Low-speed mode
fC is used as the BCLK. Note that oscillation of both the main and sub clocks must have stabilized before
transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub clock
starts. Therefore, the program must be written to wait until this clock has stabilized immediately after power-
ing up and after stop mode is cancelled.
(7) Low power dissipation mode
fC is the BCLK and the main clock is stopped.
Precaution
In the case of switching the BCLK count source from XIN to XCIN, or from XCIN to XIN, it is necessary that the
destination clock count source be stable. The transition should be waited by software after the oscillation
being stable.
CM17
CM16
CM07
CM06
CM05
CM04
Operating mode of BCLK
Table.WA-4 Operating modes dictated by settings of system clock control registers 0 and 1
Status Transition Of BCLK
相關PDF資料
PDF描述
M306KAFCLRP 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP144
M306N0MCT-XXXXFP 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP100
M306N5FCTGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
M306N5FCFP 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M306N5FCVFP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
M306K9FCLRP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M306K9T2-CPE 功能描述:M-SUPPORT TOOL RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標準包裝:1 系列:* 類型:* 適用于相關產(chǎn)品:* 所含物品:*
M306KAFCLRP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description
M306N0FG 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M306N0FGT 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*