- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224121 > M25P10-AVMB6T/X (NUMONYX) FLASH 2.7V PROM, DSO8 PDF資料下載
參數(shù)資料
| 型號： | M25P10-AVMB6T/X |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | FLASH 2.7V PROM, DSO8 |
| 封裝： | 2 X 3 MM, ROHS COMPLIANT, UFDFPN-8 |
| 文件頁數(shù)： | 4/51頁 |
| 文件大?。?/td> | 1103K |
| 代理商： | M25P10-AVMB6T/X |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
Operating features
M25P10-A
12/51
mechanism, when the device is not in active use, to protect the device from inadvertent
write, program or erase instructions.
4.5
Status Register
The Status Register contains a number of status and control bits, as shown in Table 6, that
can be read or set (as appropriate) by specific instructions. For a detailed description of the
Status Register bits, see Section 6.4: Read Status Register (RDSR).
4.6
Protection modes
The environments where non-volatile memory devices are used can be very noisy. No SPI
device can operate correctly in the presence of excessive noise. To help combat this, the
M25P10-A features the following data protection mechanisms:
Power On Reset and an internal timer (tPUW) can provide protection against
inadvertent changes while the power supply is outside the operating specification.
Program, Erase and Write Status Register instructions are checked that they consist of
a number of clock pulses that is a multiple of eight, before they are accepted for
execution.
All instructions that modify data must be preceded by a Write Enable (WREN)
instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state
by the following events:
–
Power-up
–
Write Disable (WRDI) instruction completion
–
Write Status Register (WRSR) instruction completion
–
Page Program (PP) instruction completion
–
Sector Erase (SE) instruction completion
–
Bulk Erase (BE) instruction completion
The Block Protect (BP1, BP0) bits allow part of the memory to be configured as read-
only. This is the Software Protected mode (SPM).
The Write Protect (W) signal, in co-operation with the Status Register Write Disable
(SRWD) bit, allows the Block Protect (BP1, BP0) bits and Status Register Write Disable
(SRWD) bit to be write-protected. This is the Hardware Protected mode (HPM).
In addition to the low power consumption feature, the Deep Power-down mode offers
extra software protection, as all write, program and erase instructions are ignored.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M25P10-AVME3 | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P10-AVME3G | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P10-AVME3P | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P10-AVME3T | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P10-AVME3TG | 4 Mbit Uniform Sector, Serial Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M25P10-AVME3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface |
| M25P10-AVME3G | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface |
| M25P10-AVME3P | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface |
| M25P10-AVME3T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface |
| M25P10-AVME3TG | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。