- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377800 > M12L32162A (Elite Semiconductor Memory Technology Inc.) 1M x 16Bit x 2Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | M12L32162A |
| 廠商： | Elite Semiconductor Memory Technology Inc. |
| 英文描述： | 1M x 16Bit x 2Banks Synchronous DRAM |
| 中文描述： | 100萬x 16Bit的X 2Banks同步DRAM |
| 文件頁數(shù)： | 10/29頁 |
| 文件大?。?/td> | 719K |
| 代理商： | M12L32162A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
ES MT
SIMPLIFIED TRUTH TABLE
Preliminary
M12L32162A
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Apr. 2007
Revision
:
0.3
10/29
COMMAND
CKEn-1
CKEn
CS
RAS
CAS
WE
DQM BA A10/AP
A11
A9~A0
Note
Register
Mode Register Set
Auto Refresh
H
X
H
L
L
L
L
L
X
OP CODE
1,2
3
3
3
3
4
Entry
H
L
L
L
H
X
X
L
H
L
H
X
L
H
X
H
H
X
H
Refresh
Self Refresh
Exit
L
H
X
X
Bank Active & Row Addr.
H
X
X
V
Row Address
L
Auto Precharge Disable
Read &
Column Address
Auto Precharge Enable
Auto Precharge Disable
H
X
L
H
L
H
X
V
H
L
H
Column
Address
(A0~A7)
Column
Address
(A0~A7)
4,5
4
Write & Column
Address
Burst Stop
Auto Precharge Enable
H
X
L
H
L
L
X
V
4,5
H
X
L
H
H
L
X
X
6
4
4
7
Bank Selection
Both Banks
V
X
L
H
Precharge
H
X
L
L
H
L
X
X
H
L
X
H
L
H
L
X
V
X
X
H
X
V
X
X
H
X
V
X
X
H
X
V
X
V
X
X
H
X
V
Entry
H
L
X
Clock Suspend or
Active Power Down
Exit
L
H
X
X
Entry
H
L
X
Precharge Power Down Mode
Exit
L
H
X
X
DQM
H
H
H
V
X
H
L
X
H
X
H
No Operation Command
X
X
X
(V= Valid, X= Don’t Care, H= Logic High , L = Logic Low)
Note:
1. OP Code: Operation Code
A0~ A11, BA: Program keys.(@MRS)
2. MRS can be issued only at both banks precharge state.
A new command can be issued after 2 clock cycle of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by “Auto”.
Auto / self refresh can be issued only at both banks idle state.
4. BA: Bank select address.
If “Low”: at read, write, row active and precharge, bank A is selected.
If “High”: at read, write, row active and precharge, bank B is selected.
If A10/AP is “High” at row precharge, BA ignored and both banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read /write command can be issued after the end of burst.
New row active of the associated bank can be issued at t
RP
after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but
makes
Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M12L32162A-7BG | 1M x 16Bit x 2Banks Synchronous DRAM |
| M12L32162A-7TG | 1M x 16Bit x 2Banks Synchronous DRAM |
| M12L64164A-5BG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| M12L64164A-6BG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| M12L64164A-7BG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M12L32162A_0712 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16Bit x 2Banks Synchronous DRAM |
| M12L32162A_09 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16Bit x 2Banks Synchronous DRAM |
| M12L32162A-5.5BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16Bit x 2Banks Synchronous DRAM |
| M12L32162A-5.5TG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16Bit x 2Banks Synchronous DRAM |
| M12L32162A-6BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16Bit x 2Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。