- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377800 > M12L32162A-7TG (ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC) 1M x 16Bit x 2Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | M12L32162A-7TG |
| 廠商： | ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | 1M x 16Bit x 2Banks Synchronous DRAM |
| 中文描述： | 2M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 INCH, LEAD FREE, TSOP2-54 |
| 文件頁數(shù)： | 3/29頁 |
| 文件大?。?/td> | 719K |
| 代理商： | M12L32162A-7TG |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
ES MT
Preliminary
M12L32162A
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Apr. 2007
Revision
:
0.3
3/29
FUNCTIONAL BLOCK DIAGRAM
Bank Select
Data Input Register
Column Decoder
Latency & Burst Length
Programming Register
1M x 16
1M x 16
Timing Register
CLK
CKE
CS
RAS
CAS
WE
L(U)DQM
LDQM
LWCBR
DQi
LDQM
LWE
LRAS
LCBR
LWE
LCAS
CLK
ADD
LCKE
PIN FUNCTION DESCRIPTION
Pin
CLK
System Clock
Name
Input Function
Active on the positive going edge to sample all inputs.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and L(U)DQM.
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
Row / column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11, column address : CA0 ~ CA7
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
Latches column addresses on the positive going edge of the CLK with
CAS low.
Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS ,
WE
active.
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when L(U)DQM active.
CS
Chip Select
CKE
Clock Enable
A0 ~ A11
Address
BA
Bank Select Address
RAS
Row Address Strobe
CAS
Column Address Strobe
WE
Write Enable
L(U)DQM
Data Input / Output Mask
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M12L64164A-5BG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| M12L64164A-6BG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| M12L64164A-7BG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| M12L64322A-5BG | 512K x 32 Bit x 4 Banks Synchronous DRAM |
| M12L64322A-5TG | 512K x 32 Bit x 4 Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M12L32162A-7TVG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16Bit x 2Banks Synchronous DRAM |
| M12L32321A | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32Bit x 2Banks Synchronous DRAM |
| M12L32321A-5.5BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32Bit x 2Banks Synchronous DRAM |
| M12L32321A-6BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32Bit x 2Banks Synchronous DRAM |
| M12L32321A-7BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32Bit x 2Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。