- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369886 > LXT974QC LAN Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT974QC |
| 英文描述： | LAN Transceiver |
| 中文描述： | 網(wǎng)絡(luò)收發(fā)器 |
| 文件頁(yè)數(shù)： | 29/68頁(yè) |
| 文件大?。?/td> | 1177K |
| 代理商： | LXT974QC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
Low-Power Octal PHY
—
LXT9784
Datasheet
29
2.0
Functional Description
2.1
Introduction
The LXT9784 is a single chip transceiver device containing eight independent 10/100 Ethernet
transceivers with RMII and/or SMII Interfaces. The LXT9784 supports per-port speed auto-
configuration. Each of the eight PHYs represents a highly-integrated, physical-layer interface
solution designed for 10Mbps and/or 100 Mbps Ethernet systems based on the IEEE 802.3
Standard 10BASE-T and 100BASE-TX specifications.
100BASE-TX is an IEEE 802.3 Standard physical layer specification for use over two pairs of
Category 5 unshielded twisted-pair (UTP CAT 5) or Type 1 shielded twisted pair (STP Type 1)
cable. 100BASE-TX defines a signaling scheme not only for 100 Mbps, but also provides CSMA/
CD compatibility with the 10Mbps IEEE 802.3 Standard 10BASE-T signaling standard.
Each PHY of the LXT9784 complies with the IEEE 802.3u Auto-Negotiation section, and with the
IEEE 802.3x Full- Duplex Flow Control section. The interface to each PHY complies with the
current RMII and SMII specifications.
The LXT9784 PHYs incorporate all active circuitry required to interface 10/100 Mbps Ethernet
controllers and CSMA/CD MAC components to 100BASE-TX and 10BASE-T networks. Each
PHY supports a direct glue less interface to all standard RMII or SMII components.
Figure 4
shows
how the LXT9784 PHY fits into a typical 10/100 Mbps Ethernet switch design.
2.2
LXT9784 Configuration
The LXT9784 has a common Management Data Interface (MDI) for the eight PHYs. This is a
serial interface and complies with the IEEE 802.3Standard MII for MDC and MDIO signals. In all
modes of operation the PHYs can be configured individually using the MII management interface.
Figure 4. LXT9784 PHY in a 10/100 Mbps Ethernet Solution
Controller or
MAC
RMII / SMII
System Bus Interface
RMII
or
SMII
Magnetics
Tx D
Rx D
LXT9784
1 of 8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT975QC | LAN Transceiver |
| LXT9761 | Interface IC |
| LXT9761HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9762 | Interface IC |
| LXT9762HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT975 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
| LXT975A | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
| LXT975AHC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
| LXT975B | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
| LXT975BHC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。