參數(shù)資料
型號: LXT386LE
英文描述: PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
中文描述: 的PCM收發(fā)器|四|優(yōu)稅PCM-30/E-1 |的CMOS | QFP封裝| 100引腳|塑料
文件頁數(shù): 62/80頁
文件大?。?/td> 1112K
代理商: LXT386LE
LXT384
Octal T1/E1/J1 Transceiver
62
Datasheet
RCLK Rising to RPOS/RNEG hold time
E1
Thr
200
244
ns
T1
200
324
ns
Delay time between RPOS/RNEG and RCLK
5
ns
MCLK = H
3
Figure 19. Receive Clock Timing Diagram
Table 46. JTAG Timing Characteristics
Parameter
Sym
Min.
Typ
Max
Unit
Test Conditions
Cycle time
Tcyc
200
-
-
ns
J-TMS/J-TDI to J-TCK rising edge time
Tsut
50
-
-
ns
J-CLK rising to J-TMS/L-TDI hold time
Tht
50
-
-
ns
J-TCLK falling to J-TDO valid
Tdod
-
-
50
ns
Table 45. Receive Timing Characteristics (Sheet 2 of 2)
Parameter
Sym
Min.
Typ
Max
Unit
Test Condition
1. RCLK duty cycle widths will vary depending on extent of received pulse jitter displacement. Maximum and
minimum RCLK duty cycles are for worst case jitter conditions (0.2UI displacement for E1 per ITU G.823).
2. Clock recovery is disabled in this mode.
3. If MCLK = H the receive PLLs are replaced by a simple EXOR circuit.
4. For all digital outputs.
CLKE = 0
RPOS
RNEG
CLKE = 1
RPOS
RNEG
RCLK
tPW
tPWH
tSUR
tPWL
tHR
tHR
tSUR
相關(guān)PDF資料
PDF描述
LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400JE Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler
LXT6155LE Telecomm/Datacomm
LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC
LXT903PC LAN Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT388LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver
LXT400JE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications
LXT441 制造商:LVL1 制造商全稱:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU
LXT6155 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:155 Mbps SDH/SONET/ATM Transceiver