LXT384 —
Octal T1/E1/J1 Line Interface Unit
4
Datasheet
4.3
4.4
TAP Controller.....................................................................................................46
JTAG Register Description..................................................................................48
4.4.1
Boundary Scan Register (BSR)..............................................................49
4.4.2
Analog Port Scan Register (ASR)..........................................................52
4.4.3
Device Identification Register (IDR).......................................................53
4.4.4
Bypass Register (BYR) ..........................................................................53
4.4.5
Instruction Register (IR) .........................................................................53
5.0
Test Specifications...........................................................................................................54
5.1
Recommendations and Specifications................................................................76
6.0
Mechanical Specifications................................................................................................78
Figures
1
2
3
LXT384 Detailed Block Diagram...........................................................................7
LXT384 Detailed Block Diagram...........................................................................8
LXT384 Low-Profile Quad Flate Package (LQFP) 144-Pin Assignments and Pack-
age Markings9
LXT384 Plastic Ball Grid Array (PBGA) Package Pin Assignments ...................10
50% AMI Encoding..............................................................................................26
External Transmit/Receive Line Circuitry............................................................29
Jitter Attenuator Loop..........................................................................................31
Analog Loopback ................................................................................................31
Digital Loopback..................................................................................................32
Remote Loopback...............................................................................................32
TAOS Data Path .................................................................................................33
TAOS with Digital Loopback ...............................................................................33
TAOS with Analog Loopback..............................................................................33
Serial Host Mode Timing.....................................................................................38
JTAG Architecture...............................................................................................46
JTAG State Diagram...........................................................................................48
Analog Test Port Application...............................................................................53
Transmit Clock Timing Diagram..........................................................................61
Receive Clock Timing Diagram...........................................................................62
JTAG Timing .......................................................................................................63
Non-Multiplexed Intel Mode Read Timing...........................................................64
Multiplexed Intel Mode Read Timing...................................................................64
Non-Multiplexed Intel Mode Write Timing ...........................................................66
Multiplexed Intel Mode Write Timing...................................................................66
Non-Multiplexed Motorola Mode Read Timing....................................................68
Multiplexed Motorola Mode Read Timing............................................................68
Non-Multiplexed Motorola Mode Write Timing....................................................69
Multiplexed Motorola Mode Write Timing............................................................70
Serial Input Timing ..............................................................................................71
Serial Output Timing ...........................................................................................71
E1, G.703 Mask Templates.................................................................................72
T1, T1.102 Mask Templates ...............................................................................73
LXT384 Jitter Tolerance Performance ................................................................74
LXT384 Jitter Transfer Performance...................................................................75
LXT384 Output Jitter for CTR12/13 Applications................................................76
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35