參數(shù)資料
型號: LXT386LE
英文描述: PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
中文描述: 的PCM收發(fā)器|四|優(yōu)稅PCM-30/E-1 |的CMOS | QFP封裝| 100引腳|塑料
文件頁數(shù): 45/80頁
文件大?。?/td> 1112K
代理商: LXT386LE
Octal T1/E1/J1 Transceiver
LXT384
Datasheet
45
4.0
JTAG Boundary Scan
4.1
Overview
The LXT384 supports IEEE 1149.1 compliant JTAG boundary scan. Boundary scan allows easy
access to the interface pins for board testing purposes.
In addition to the traditional IEE1149.1 digital boundary scan capabilities, the LXT384 also
includes analog test port capabilities. This feature provides access to the TIP and RING signals in
each channel (transmit and receive). This way, the signal path integrity across the primary winding
of each coupling transformer can be tested.
4.2
Architecture
The basic JTAG architecture of the LXT384 is illustrated in
Figure 15
.
The LXT384 JTAG architecture includes a TAP Test Access Port Controller, data registers and an
instruction register. The following paragraphs describe these blocks in detail.
Table 29. AIS Interrupt Status Register, AISIS (15h)
Bit
1
Name
Function
7-0
AISIS7-AISIS0
These bits are set to
1
every time a AIS status change has occurred since the last
clear interrupt in transceivers 7-0 respectively.
1. On power-up all the register bits are set to
0
.
相關(guān)PDF資料
PDF描述
LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400JE Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler
LXT6155LE Telecomm/Datacomm
LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC
LXT903PC LAN Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT388LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver
LXT400JE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications
LXT441 制造商:LVL1 制造商全稱:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU
LXT6155 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:155 Mbps SDH/SONET/ATM Transceiver