- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT363QE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT363QE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|單|的T 1（DS1的）|的CMOS | QFP封裝| 44PIN |塑料 |
| 文件頁數(shù)： | 5/52頁 |
| 文件大?。?/td> | 1187K |
| 代理商： | LXT363QE |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Datasheet
5
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
—
LXT361
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
LXT361 Clock and Data Pin Assignments by Mode1............................................9
LXT361 Processor Interface Pins..........................................................................9
LXT361 Signal Descriptions................................................................................10
Diagnostic Mode Summary.................................................................................16
Register Addresses.............................................................................................26
Register and Bit Summary ..................................................................................26
Control Register #1 Read/Write, Address (A7-A0) = x010000x..........................27
Equalizer Control Bit Settings..............................................................................27
Control Register #2 Read/Write, Address (A7-A0) = x010001x..........................28
Control Register #3 Read/Write, Address (A7-A0) = x010010x..........................28
Interrupt Clear Register Read/Write, Address (A7-A0) = x010011x....................29
Transition Status Register Read Only, Address (A7-A0) = x010100x.................29
Performance Status Register Read Only, Address (A7-A0) = x010101x............30
Equalizer Status Register Read Only, Address (A7-A0) = x010110x .................30
Control Register #4 Read/Write, Address (A7-A0) = x010111x..........................30
E1 Transmit Return Loss Requirements.............................................................32
Transmit Return Loss (2.048 Mbit/s
–
Short-Haul)................................................32
Transmit Return Loss (2.048 Mbit/s
–
Long-Haul) High Return
Loss Configuration ..............................................................................................33
Transmit Return Loss (2.048 Mbit/s
–
Long-Haul) ................................................33
Transmit Return Loss (1.544 Mbit/s
–
Long- or Short-Haul) .................................33
Transformer Specifications for LXT361...............................................................33
Recommended Transformers for LXT361...........................................................34
Absolute Maximum Ratings.................................................................................36
Recommended Operating Conditions.................................................................36
Digital Characteristics..........................................................................................37
Analog Characteristics ........................................................................................37
2.048 MHz E1 Pulse Mask Specifications...........................................................39
1.544 MHz T1 Pulse Mask Corner Point Specifications......................................40
Master and Transmit Clock Timing Characteristics for T1 Operation
(See Figure 14) ...................................................................................................40
Master and Transmit Clock Timing Characteristics for E1 Operation
(See Figure 14) ...................................................................................................41
Receive Timing Characteristics for T1 Operation (See
Figure 15
)......................42
Receive Timing Characteristics for E1 Operation (See
Figure 15
) .....................42
LXT361 20 MHz Intel Bus Parallel I/O Timing Characteristics (See
Figure 16
)..43
LXT361 16.78 MHz Motorola Bus Parallel I/O Timing Characteristics
(See Figure 17) ...................................................................................................44
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT360LE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360PE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT384BE | Telecomm/Datacomm |
| LXT384LE | Telecomm/Datacomm |
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT36X/35X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements |
| LXT380/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/4 - LXT380/4 Octal T1/E1 LIUs Interfacing with the Transwitch Octal Framers |
| LXT380/LXT381 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/LXT381 - LXT380/1 Frequently Asked Questions |
| LXT381 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit |
| LXT381BE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。