- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT363QE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | LXT363QE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|單|的T 1（DS1的）|的CMOS | QFP封裝| 44PIN |塑料 |
| 文件頁數(shù)： | 24/52頁 |
| 文件大?。?/td> | 1187K |
| 代理商： | LXT363QE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
LXT361
—
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
24
Datasheet
3.5.5
Other Diagnostic Reports
3.5.5.1
Receive Line Attenuation Indication
The Equalizer Status Register (ESR) provides an approximation of the line attenuation encountered
by the device. The four most significant bits of the register (ESR.LATN7:4) indicate line
attenuation in approximately 2.9 dB steps for both T1 and E1 operation of the receive equalizer.
For instance, if ESR.LATN7:4 is 10 (decimal), then the receiver is seeing a signal attenuated by
approximately 29 dB (2.9 dB x 10) of cable loss.
3.5.5.2
Built-In Self Test
LXT361 provides a Built-In Self Test (BIST) capability. The BIST exercises the internal circuits by
providing an internal QRSS pattern, running it through the encoders and the transmit drivers then
looping it back through the receive equalizer, jitter attenuator and decoders to the QRSS pattern
detection circuitry. If all the blocks in this data path function correctly, the receive pattern detector
locks onto the pattern. It then pulls INT Low and sets the following bits:
TSR.TQRSS = 1
PSR.QRSS = 1
PSR.BIST = 1
Note that during BIST, the TPOS/TNEG inputs must remain at logic level = 0
The most reliable test will result when a separate TCLK and MCLK are applied and the Line
Build-Out (LBO) is set to -22.5 dB (CR1.EC4:1 = 011x).
3.6
Parallel Microprocessor Interface
The LXT361 multiplexed address/data bus and timing/control signals are compatible with both the
Intel and Motorola microprocessors. See
Figure 16
and
Figure 17
for the I/O timing diagram for
each bus. The LXT361 detects and distinguishes between Intel and Motorola timing and then
automatically selects the appropriate bus timing. The maximum recommended processor speed for
an Intel device is 20 MHz; for a Motorola device, 16.78 MHz. See
“
Test Specifications
”
on
page 36
for microprocessor interface timing details.
The LXT361 contains five read/write and three read-only registers for control and status purposes.
Table 6 on page 26
is a summary of the registers.
Table 7
through
Table 15
identify and explain the
function of the register bits.
3.6.1
Interrupt Handling
The LXT361 provides a latched interrupt output pin (INT). When enabled, a change in any of the
Performance Status Register bits will generate an interrupt. An interrupt can also be generated
when the elastic store overflows (TSR.ESOVR) or underflows (TSR.ESUNF). When an interrupt
occurs, the INT output pin is pulled Low. Note that the output stage of the INT pin has internal
pull-down only. Therefore, each device that shares the INT line
requires an
external pull-up
resistor
.
相關PDF資料 |
PDF描述 |
|---|---|
| LXT360LE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360PE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT384BE | Telecomm/Datacomm |
| LXT384LE | Telecomm/Datacomm |
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LXT36X/35X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements |
| LXT380/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/4 - LXT380/4 Octal T1/E1 LIUs Interfacing with the Transwitch Octal Framers |
| LXT380/LXT381 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/LXT381 - LXT380/1 Frequently Asked Questions |
| LXT381 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit |
| LXT381BE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復。