參數(shù)資料
型號： LXT363QE
英文描述： PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
中文描述： 的PCM收發(fā)器|單|的T 1（DS1的）|的CMOS | QFP封裝| 44PIN |塑料
文件頁數(shù)： 15/52頁
文件大?。?/td> 1187K
代理商： LXT363QE
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
—
LXT361
Datasheet
15
3.3
Receiver
A 1:1 transformer provides the interface to the twisted-pair line. Recovered data is output at RPOS/
RNEG (RDATA in Unipolar mode), and the recovered clock is output at RCLK. Refer to
Table 31
on page 42
for receiver timing specifications.
3.3.1
Receive Equalizer
The receive equalizer processes the signal received at RTIP and RRING. The equalizer gain is up
to 43 dB in E1 Long-Hual applications and up to 36 dB in T1 applications. In T1 Long-Hual
applications, bits EC1 through EC4 in Control Register #1 determine the maximum gain applied at
the equalizer. When EC1 = 0, up to 36 dB of gain may be applied. When EC1 = 1, 26 dB is the gain
limit to provide an increased noise margin in shorter loop operations.
3.3.2
Receive Data Recovery
The transceiver filters the equalized signal and applies it to the peak detector and data slicers. The
peak detector samples the inputs and determines the maximum value of the received signal. The
data slicers are set at 50% of the peak value to ensure optimum signal-to-noise performance.
After processing through the data slicers, the received signal goes to the data and timing recovery
section, then to the B8ZS/HDB3 decoder (if selected) and to the receive monitor. The data and
timing recovery circuits provide input jitter tolerance significantly better than required by AT&T
Pub 62411 and ITU G.823. See the
“
Test Specifications
”
section for details.
Recovered data is routed to the Loss of Signal (LOS) Monitor and through the Alarm Indication
Signal (AIS, Blue Alarm) Monitor. The jitter attenuator (JA) may be enabled or disabled in the
receive data path or the transmit path. Received data may be routed to either the B8ZS or HDB3
decoder or neither. Finally, the device may send the digital data to the framer as either unipolar or
bipolar data.
When transmitting unipolar data to the framer, the device reports reception of bipolar violations by
driving the BPV pin High. During E1 operation, the device can report HDB3 code violations and
Zero Substitution Violations on the BPV pin.
3.3.3
Receiver Monitor Mode
The LXT361 receive equalizer can be used in Monitor mode applications. Monitor mode
applications require 20 dB to 30 dB resistive attenuation of the signal, plus a small amount of cable
attenuation (less than 6 dB). Setting bit CR3.EQZMON = 1 configures the device to operate in
Monitor mode. The device must be in T1/E1 Long-Hual receiver mode (set bits CR1.EC4:1 = 0xx0
or 1001 or 1010) for Monitor mode.
In Monitor mode, the receive equalizer will handle signals attenuated resistively by 20 to 30 dB,
along with 0 to 6 dB of cable attenuation for both E1 and T1 applications.
相關PDF資料
PDF描述
LXT360LE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC
LXT360PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
LXT384BE Telecomm/Datacomm
LXT384LE Telecomm/Datacomm
LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
相關代理商/技術參數(shù)
參數(shù)描述
LXT36X/35X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements
LXT380/4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/4 - LXT380/4 Octal T1/E1 LIUs Interfacing with the Transwitch Octal Framers
LXT380/LXT381 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/LXT381 - LXT380/1 Frequently Asked Questions
LXT381 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit
LXT381BE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*