參數(shù)資料
型號(hào): LXT363QE
英文描述: PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
中文描述: 的PCM收發(fā)器|單|的T 1(DS1的)|的CMOS | QFP封裝| 44PIN |塑料
文件頁數(shù): 28/52頁
文件大?。?/td> 1187K
代理商: LXT363QE
LXT361
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
28
Datasheet
Table 9. Control Register #2
Read/Write, Address (A7-A0) = x010001x
Bit
Name
Function
Pattern
EPAT0
EPAT1
Selected
0
ERLOOP
1
1 = Enable Remote loopback mode
0 = Disable Remote loopback mode
0
0
Transmit TPOS/TNEG
1
ELLOOP
1
1 = Enable Local loopback mode
0 = Disable Local loopback mode
0
1
Detect and transmit QRSS
2
EALOOP
1 = Enable Analog loopback mode
0 = Disable Analog loopback mode
1
0
In-band Loop Up Code
00001
3
ENLOOP
1 = Enable Network loopback detection
0 = Disable Network loopback detection
1
1
In-band Loop Down Code
001
4
ETAOS
1 = Enable Transmit All Ones
0 = Disable Transmit All Ones
5
EPAT0
Selects internal data pattern transmission. See right
hand section of table for codes.
6
EPAT1
7
RESET
1 = Reset device states and clear all registers.
0 = Reset complete.
1. To enable Dual loopback (DLOOP), set both ERLOOP = 1 and ELLOOP = 1.
Table 10. Control Register #3
Read/Write, Address (A7-A0) = x010010x
Bit
Name
Description
0
ESJAM
1 = Disable jamming of Elastic Store read out clock (
1
/
8
bit-time adjustment for over/underflow).
0 = Enable jamming of Elastic Store read out clock
1
ESCEN
1 = Center ES pointer for a difference of 16 or 32, depending on depth (clears automatically).
0 = Centering completed
2
ES64
1 = Set elastic store depth to 64 bits.
0 = Set elastic store depth to 32 bits.
3
-
reserved
set to 0 for normal operation.
4
EQZMON
1 = Configure receiver equalizer for monitor mode application (DSX-1 monitor).
0 = Configure receiver equalizer for normal mode application
5
SBIST
1 = Start Built-In Self Test.
0 = Built-In Self Test complete.
6
PLCKE
0 = RPOS/RNEG valid on the rising edge of RCLK.
1 = RPOS/RNEG valid on the falling edge of RCLK.
7
JA6HZ
1 = Set bandwidth of jitter attenuation loop to 6 Hz.
0 = Set bandwidth of jitter attenuation loop to 3 Hz.
相關(guān)PDF資料
PDF描述
LXT360LE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC
LXT360PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
LXT384BE Telecomm/Datacomm
LXT384LE Telecomm/Datacomm
LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT36X/35X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements
LXT380/4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/4 - LXT380/4 Octal T1/E1 LIUs Interfacing with the Transwitch Octal Framers
LXT380/LXT381 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/LXT381 - LXT380/1 Frequently Asked Questions
LXT381 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit
LXT381BE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit