- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT363QE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | LXT363QE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|單|的T 1（DS1的）|的CMOS | QFP封裝| 44PIN |塑料 |
| 文件頁數(shù)： | 10/52頁 |
| 文件大?。?/td> | 1187K |
| 代理商： | LXT363QE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
LXT361
—
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
10
Datasheet
Table 3. LXT361 Signal Descriptions
Pin #
Symbol
I/O
1
Description
PLCC
QFP
1
39
MCLK
DI
Master Clock
. External, independent clock signal required to generate
internal clocks. For T1 applications, a 1.544 MHz clock is required; for E1,
a 2.048 MHz clock. MCLK must be jitter-free and have an accuracy better
than ± 50 ppm with a typical duty cycle of 50%. Upon Loss of Signal (LOS),
RCLK is derived from MCLK.
2
41
TCLK
DI
Transmit Clock
. For T1 applications, a 1.544 MHz clock is required; for
E1, a 2.048 MHz clock. The transceiver samples TPOS and TNEG on the
falling edge
of TCLK (or MCLK, if TCLK is not present).
3
4
42
43
TPOS/TDATA/
INSLER
TNEG/INSBPV
DI
DI
BIPOLAR MODES:
Transmit – Positive and Negative
. TPOS and TNEG are the positive and
negative sides of a bipolar input pair. Data to be transmitted onto the
twisted-pair line is input at these pins. TPOS/TNEG are sampled on the
falling edge of TCLK (or MCLK, if TCLK is not present).
UNIPOLAR MODES:
Transmit Data
. TDATA carries unipolar data to be transmitted onto the
twisted-pair line and is sampled on the falling edge of TCLK.
Transmit Insert Logic Error. In
QRSS mode
, a Low-to-High transition on
INSLER inserts a logic error into the transmitted QRSS data pattern. The
error follows the data flow of the active loopback mode. The LXT361
samples this pin on the falling edge of TCLK (or MCLK, if TCLK is not
present).
Transmit Insert Bipolar Violation
. INSBPV is sampled on the falling edge
of TCLK (or MCLK, if TCLK is not present) to control Bipolar Violation
(BPV) insertions in the transmit data stream. A Low-to-High transition is
required to insert each BPV. In
QRSS mode
, the BPV is inserted into the
transmitted QRSS pattern.
5
2
ALE/AS
DI
Address Latch Enable.
Connect to ALE signal of Intel microprocessor
Address Strobe
Connect to AS signal of Motorola microprocessor.
Note that leaving this pin floating forces all output pins to a high impedance
state.
6
7
3
4
RNEG/BPV
RPOS/RDATA
DO
DO
BIPOLAR MODES:
Receive – Negative and Positive
. RPOS and RNEG are the positive and
negative sides of a bipolar output pair. Data recovered from the line
interface is output on these pins. A signal on RNEG corresponds to receipt
of a negative pulse on RTIP/RRING. A signal on RPOS corresponds to
receipt of a positive pulse on RTIP/RRING. RNEG/RPOS are Non-Return-
to-Zero (NRZ). The PLCKE bit in register CR3 selects the RCLK clock
edge when RPOS /RNEG are stable and valid.
UNIPOLAR MODES:
Receive Bipolar Violation.
BPV goes High to indicate detection of a
bipolar violation from the line. This is an NRZ output, valid on the rising
edge of RCLK.
Receive Data
. RDATA is the unipolar NRZ output of data recovered from
the line interface. The PLCKE bit in register CR3 selects the RCLK clock
edge when RDATA is stable and valid.
8
5
RCLK
DO
Receive Recovered Clock
. The clock recovered from the line input signal
is output on this pin. Under LOS conditions, there is a smooth transition
from the RCLK signal (derived from the recovered data) to the MCLK
signal at the RCLK pin.
1. DI = Digital Input; DO = Digital Output; DI/O = Digital Input/Output; AI = Analog Input; AO = Analog Output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT360LE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360PE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT384BE | Telecomm/Datacomm |
| LXT384LE | Telecomm/Datacomm |
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT36X/35X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements |
| LXT380/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/4 - LXT380/4 Octal T1/E1 LIUs Interfacing with the Transwitch Octal Framers |
| LXT380/LXT381 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT380/LXT381 - LXT380/1 Frequently Asked Questions |
| LXT381 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit |
| LXT381BE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。