- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369885 > LXT360PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT360PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|單|優(yōu)稅PCM-30/E-1 |的CMOS | LDCC | 28腳|塑料 |
| 文件頁(yè)數(shù)： | 26/52頁(yè) |
| 文件大小： | 1187K |
| 代理商： | LXT360PE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
LXT361
—
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
26
Datasheet
4.0
Register Definitions
The LXT361 contains five read/write and three read-only registers.
Table 5
lists the LXT361
register addresses. Note that only bits A6 through A1 of the address byte are valid; the address
decoder ignores bits A7 and A0.
Table 6
identifies the name of each register bit.
Table 7
through
Table 15
describe the function of the bits in each register.
Note: upon power-up or reset, all registers are cleared to 0.
Table 5. Register Addresses
Register
Address
1
A7 - A0
Name
Abbr
Control #1
CR1
x010000x
Control #2
CR2
x010001x
Control #3
CR3
x010010x
Interrupt Clear
ICR
x010011x
Transition Status
TSR
x010100x
Performance Status
PSR
x010101x
Equalizer Status
ESR
x010110x
Control #4
CR4
x010111x
1. x = don
’
t care.
Table 6. Register and Bit Summary
Register
Bit
Name
Type
7
6
5
4
3
2
1
0
Control #1
CR1
R/W
JASEL1
JASEL0
ENCENB
UNIENB
EC4
EC3
EC2
EC1
Control #2
CR2
R/W
RESET
EPAT1
EPAT0
ETAOS
ENLOOP
EALOOP
ELLOOP
ERLOOP
Control #3
CR3
R/W
JA6HZ
PCLKE
SBIST
EQZMON
reserved
1
ES64
ESCEN
ESJAM
Interrupt Clear
ICR
R/W
CESU
CESO
CDFMO
reserved
2
CQRSS
CAIS
CNLOOP
CLOS
Transition
Status
TSR
R
ESUNF
ESOVR
TDFMO
reserved
1
TQRSS
TAIS
TNLOOP
TLOS
Performance
Status
PSR
R
reserved
1
BIST
DFMO
reserved
1
QRSS
AIS
NLOOP
LOS
Equalizer
Status
ESR
R
LATN7
LATN6
LATN5
LATN4
reserved
1
reserved
1
reserved
1
reserved
1
Control #4
CR4
R/W
reserved
1
reserved
1
reserved
1
reserved
1
COL32CM
LOS2048
ZEROV
CODEV
1. In writable registers, bits labeled
reserved
should be set to 0 (except as in note 2 below) for normal operation and ignored in
read only registers.
2. Write a 1 to this bit for normal operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT384BE | Telecomm/Datacomm |
| LXT384LE | Telecomm/Datacomm |
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT360QE | 制造商:Intel 功能描述: 制造商:LEVEL ONE 功能描述: |
| LXT361 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications |
| LXT361LE | 制造商:LEVEL ONE 功能描述:361LE |
| LXT361PE | 制造商:LEVEL 1 功能描述: 制造商:LEVEL ONE 功能描述: 制造商:Intel 功能描述:PCM TRANSCEIVER, Single, CEPT PCM-30/E-1, 28 Pin, Plastic, PLCC |
| LXT361QE | 制造商:LEVEL ONE 功能描述: 制造商:LEVEL ONE 功能描述:DATACOM, PCM TRANSCEIVER, PQFP44 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。