參數(shù)資料
型號: LXT360PE
英文描述: PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
中文描述: 的PCM收發(fā)器|單|優(yōu)稅PCM-30/E-1 |的CMOS | LDCC | 28腳|塑料
文件頁數(shù): 14/52頁
文件大小: 1187K
代理商: LXT360PE
LXT361
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
14
Datasheet
3.2.2
Transmit Monitoring
The transmitter includes a short circuit limiter that limits the current sourced into a low impedance
load. The limiter automatically resets when the load current drops below the limit. The current is
determined by the interface circuitry (total resistance on transmit side).
The Performance Status Register (PSR) flags open circuits in bit PSR.DFMO. A transition of
DFMO can provide an interrupt, and its transition sets bit TSR.DFMO = 1. Writing a 1 in bit
ICR.CDFMO clears the interrupt; leaving a 1 in the bit masks that interrupt.
3.2.3
Transmit Drivers
The transceiver transmits data as a 50% line code as shown in
Figure 3
. To reduce power
consumption, the line driver is active only during transmission of marks, and is disabled during
transmission of spaces. Biasing of the transmit DC level is on-chip.
3.2.4
Transmit Idle Mode
Transmit Idle mode allows multiple transceivers to be connected to a single line for redundant
applications. When TCLK is not present, Transmit Idle mode becomes active, and TTIP and
TRING change to the high impedance state. Remote loopback, Dual loopback, TAOS, or detection
of Network Loop Up code in the receive direction, temporarily disable the high impedance state.
3.2.5
Transmit Pulse Shape
As shown in
Table 8 on page 27
, the transmitted pulse shape is established by bits EC1 through
EC4 of Control Register #1 (CR1).
Shaped pulses meeting the various T1, DS1, DSX-1 and E1 specifications are applied to the AMI
line driver for transmission onto the line at TTIP and TRING. The transceiver produces DSX-1
pulses for Short-Hual T1 applications (settings from 0 dB to +6.0 dB of cable), DS1 pulses for
Long-Hual T1 applications (settings from 0 dB to -22.5 dB), and a G.703 pulse for E1 applications.
Refer to the Test Specifications section for pulse mask specifications.
Figure 3. 50% Duty Cycle Coding
1
0
1
Bit Cell
相關(guān)PDF資料
PDF描述
LXT384BE Telecomm/Datacomm
LXT384LE Telecomm/Datacomm
LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
LXT386LE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT360QE 制造商:Intel 功能描述: 制造商:LEVEL ONE 功能描述:
LXT361 制造商:LVL1 制造商全稱:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications
LXT361LE 制造商:LEVEL ONE 功能描述:361LE
LXT361PE 制造商:LEVEL 1 功能描述: 制造商:LEVEL ONE 功能描述: 制造商:Intel 功能描述:PCM TRANSCEIVER, Single, CEPT PCM-30/E-1, 28 Pin, Plastic, PLCC
LXT361QE 制造商:LEVEL ONE 功能描述: 制造商:LEVEL ONE 功能描述:DATACOM, PCM TRANSCEIVER, PQFP44