- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369885 > LXT360PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | LXT360PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|單|優(yōu)稅PCM-30/E-1 |的CMOS | LDCC | 28腳|塑料 |
| 文件頁數(shù)： | 11/52頁 |
| 文件大?。?/td> | 1187K |
| 代理商： | LXT360PE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
—
LXT361
Datasheet
11
9
7
RD/DS
DI
Read.
On an Intel bus, driving RD Low commands a LXT361 register read
operation.
Data Strobe.
On a Motorola bus, DS goes Low when data is being driven
on the address/data bus. Data is valid on the rising edge of DS.
10
11
9
10
AD6
AD7
DI/O
Address/Data Bus 6 and 7.
Used with AD0 - AD5 to form the address/
data bus. Conforms to Intel and Motorola multiplexed address/data bus
specifications.
12
13
WR / R/W
DI
Write.
On an Intel bus, driving WR Low commands a LXT361 register write
operation.
Read/Write.
On a Motorola bus, driving R/W High commands a LXT361
register read operation; driving it Low commands a write operation.
13
16
15
19
TTIP
TRING
AO
Transmit Tip and Ring
. Differential driver output pair designed to drive a
50 - 200
load. The transformer and line matching resistors should be
selected to give the desired pulse height and return loss performance. See
“
Application Information
”
on page 32
.
14
16
TGND
-
Ground
return for the transmit driver power supply TVCC.
15
18
TVCC
-
+5 VDC Power Supply
for the transmit drivers. TVCC must not vary from
VCC by more than ± 0.3 V.
17
20
CS
DI
Chip Select.
During a read or write operation, CS must remain Low. See
Figure 16
and
Figure 17
for timing requirements.
In the case of a single processor controlling several chips, this line is used
to select a specific transceiver.
18
21
INT
DO
Interrupt.
INT goes Low to flag the host when LOS, AIS, NLOOP, QRSS,
DFMS or DFMO bits changes state, or when an elastic store overflow or
underflow occurs. To identify the specific interrupt, read the Performance
Status Register (PSR). To clear or mask an interrupt, write a one to the
appropriate bit in the Interrupt Clear Register (ICR). To re-enable the
interrupt, write a zero. INT is an
open drain output
that must be
connected to VCC through a pull-up resistor.
19
20
24
25
RTIP
RRING
AI
Receive Tip and Ring
. The Alternate Mark Inversion (AMI) signal received
from the line is applied at these pins. A 1:1 transformer is required. Data
and clock recovered from RTIP/RRING are output on the RPOS/RNEG (or
RDATA in
Unipolar mode
), and RCLK pins.
21
27
VCC
-
+5 VDC Power Supply
for all circuits except the transmit drivers. Transmit
drivers are supplied by TVCC.
Table 3. LXT361 Signal Descriptions (Continued)
Pin #
Symbol
I/O
1
Description
PLCC
QFP
1. DI = Digital Input; DO = Digital Output; DI/O = Digital Input/Output; AI = Analog Input; AO = Analog Output.
相關PDF資料 |
PDF描述 |
|---|---|
| LXT384BE | Telecomm/Datacomm |
| LXT384LE | Telecomm/Datacomm |
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LXT360QE | 制造商:Intel 功能描述: 制造商:LEVEL ONE 功能描述: |
| LXT361 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications |
| LXT361LE | 制造商:LEVEL ONE 功能描述:361LE |
| LXT361PE | 制造商:LEVEL 1 功能描述: 制造商:LEVEL ONE 功能描述: 制造商:Intel 功能描述:PCM TRANSCEIVER, Single, CEPT PCM-30/E-1, 28 Pin, Plastic, PLCC |
| LXT361QE | 制造商:LEVEL ONE 功能描述: 制造商:LEVEL ONE 功能描述:DATACOM, PCM TRANSCEIVER, PQFP44 |
發(fā)布緊急采購，3分鐘左右您將得到回復。