LTC4253/LTC4253A
4
425353aff
For more information www.linear.com/4253
ELECTRICAL CHARACTERISTICS
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25癈.
SYMBOL    PARAMETER
CONDITIONS
LTC4253
LTC4253A
UNITS
MIN    TYP   MAX   MIN    TYP   MAX
V
OV
OV Pin Threshold
OV Low to High
?/DIV>
5.04   5.09   5.14
V
V
OVHST
OV Pin Hysteresis
?/DIV>
230    300    350
82
102
122
mV
mV
I
SENSE
SENSE Pin Input Current
UV = 0V = 4V , V
SENSE
= 50mV
(Sourcing)
?/DIV>
15
30
15
30
礎(chǔ)
I
INP
UV , OV Pin Input Current
UV = OV = 4V
?/DIV>
?.1    ?
?.1    ?
礎(chǔ)
V
TMRH
TIMER Pin Voltage High Threshold
?SPAN class="pst LTC4253ACGN-TRPBF_2330559_3">   3.5
4
4.5
3.5
4
4.5
V
V
TMRL
TIMER Pin Voltage Low Threshold
?SPAN class="pst LTC4253ACGN-TRPBF_2330559_3">   0.8
1
1.2
0.8
1
1.2
V
I
TMR
TIMER Pin Current
Timer On (Initial Cycle/Latchoff,
Sourcing), V
TMR
= 2V
?/DIV>
3
5
7
3
5
7
礎(chǔ)
Timer Off (Initial Cycle, Sinking),
V
TMR
= 2V
28
28
mA
Timer On (Circuit Breaker, Sourcing,
I
DRN
= 0礎(chǔ)), V
TMR
= 2V
?SPAN class="pst LTC4253ACGN-TRPBF_2330559_3">   120    200    280    120    200    280
礎(chǔ)
Timer On (Circuit Breaker, Sourcing,
I
DRN
= 50礎(chǔ)), V
TMR
= 2V
600
600
礎(chǔ)
Timer Off (Circuit Breaker, Sinking),
V
TMR
= 2V
?/DIV>
3
5
7
3
5
7
礎(chǔ)
I
TMRACC
I
DRN
I
TMR
at I
DRN
= 50礎(chǔ) I
TMR
at I
DRN
= 0礎(chǔ)
50礎(chǔ)
Timer On (Circuit Breaker with
I
DRN
= 50礎(chǔ))
?/DIV>
7
8
9
7
8
9
礎(chǔ)/礎(chǔ)
V
SQTMRH
SQTIMER Pin Voltage High Threshold
?SPAN class="pst LTC4253ACGN-TRPBF_2330559_3">   3.5
4
4.5
3.5
4
4.5
V
V
SQTMRL
SQTIMER Pin Voltage Low Threshold
0.33
0.33
V
I
SQTMR
SQTIMER Pin Current
SQTIMER On (Power Good
Sequence, Sourcing), V
SQTMR
= 2V
?/DIV>
3
5
7
3
5
7
礎(chǔ)
SQTIMER Off (Power Good
Sequence, Sinking), V
SQTMR
= 2V
28
28
mA
V
DRNL
DRAIN Pin Voltage Low Threshold
For PWRGD1, PWRGD2, PWRGD3 Status
?/DIV>
2
2.39
3
2
2.39
3
V
I
DRNL
DRAIN Leakage Current
V
DRAIN
= 5V
V
DRAIN
= 4V
?.1    ?
?.1
?
礎(chǔ)
礎(chǔ)
V
DRNCL
DRAIN Pin Clamp Voltage
I
DRN
= 50礎(chǔ)
?/DIV>
6
7
8.5
5
6
7.5
V
V
PGL
PWRGD1, PWRGD2, PWRGD3
Output Low Voltage
I
PG
= 1.6mA
I
PG
= 5mA
?
?/DIV>
0.25    0.4
1.2
0.25    0.4
1.2
V
V
I
PGH
PWRGD1, PWRGD2, PWRGD3
Output High Current
V
PG
= 0V (Sourcing)
?SPAN class="pst LTC4253ACGN-TRPBF_2330559_3">    30
50
70
30
50
70
礎(chǔ)
t
SQ
SQTIMER Default Ramp Period
SQTIMER Pin Floating,
V
SQTMR
Ramps from 0.5V to 3.5V
250
250
祍
t
SS
SS Default Ramp Period
SS Pin Floating, V
SS
Ramps from 0.2V to 2V
SS Pin Floating, V
SS
Ramps from 0.2V to 1.25V
250
140
祍
祍
t
PLLUG
UV Low to GATE Low
?/DIV>
0.4
5
0.4
5
祍
t
PHLOG
OV High to GATE Low
?/DIV>
0.4
5
0.4
5
祍
Note 2: All currents into device pins are positive; all currents out of device
pins are negative. All voltages are referenced to V
EE
unless otherwise
specified.
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
LTC4253ACUF-ADJ#PBF |
制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP |
LTC4253ACUF-ADJ#TRPBF |
制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP T/R |
LTC4253AIGN#PBF |
功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關(guān) 應用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件 |
LTC4253AIGN#TRPBF |
功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關(guān) 應用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件 |
LTC4253AIGN-ADJ |
制造商:LINER 制造商全稱:Linear Technology 功能描述:-48V Hot Swap Controller with Sequencer |