- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4253ACGN#TRPBF (Linear Technology)IC HOT SWAP CONTRLR -48V 16-SSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC4253ACGN#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 22/34頁 |
| 文件大小： | 383K |
| 描述： | IC HOT SWAP CONTRLR -48V 16-SSOP |
| 標準包裝： | 2,500 |
| 類型： | 熱交換控制器 |
| 應用： | 通用 |
| 內部開關： | 無 |
| 電源電壓： | 8.2 V ~ 14.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC4253/LTC4253A
22
425353aff
For more information www.linear.com/4253
APPLICATIONS INFORMATION
SENSE RESISTOR CONSIDERATIONS
For proper circuit breaker operation, Kelvin-sense PCB
connections between the sense resistor and the LTC4253/
LTC4253As V
EE
and SENSE pins are strongly recom-
mended. The drawing in Figure 7 illustrates the correct way
of making connections between the LTC4253/LTC4253A
and the sense resistor. PCB layout should be balanced
and symmetrical to minimize wiring errors. In addition,
the PCB layout for the sense resistor should include good
thermal management techniques for optimal sense resistor
power dissipation.
Figure 7. Making PCB Connections to the Sense Resistor
TIMING WAVEFORMS
System Power-Up
Figure 8 details the timing waveforms for a typical power-
up sequence in the case where a board is already installed
in the backplane and system power is applied abruptly. At
time point 1, the supply ramps up, together with UV/OV ,
V
OUT
and DRAIN. V
IN
and the PWRGD signals follow at
a slower rate as set by the V
IN
bypass capacitor. At time
point 2, V
IN
exceeds V
LKO
and the internal logic checks for
UV > V
UVHI
(V
UV
for the LTC4253A), OV < V
OVLO
(V
OV
V
OVHST
for the LTC4253A), RESET < 0.8V , GATE < V
GATEL
,
SENSE < V
CB
, SS < 20 " V
OS
, and TIMER < V
TMRL
. When
all conditions are met, initial timing starts and the TIMER
capacitor is charged by a 5礎 current source pull-up. At
time point 3, TIMER reaches the V
TMRH
threshold and
the initial timing cycle terminates. The TIMER capacitor
is quickly discharged. At time point 4, the V
TMRL
thresh-
old is reached and the conditions of GATE < V
GATEL
,
SENSE?燰
CB
and SS < 20 " V
OS
must be satisfied before
the GATE start-up cycle begins. SS ramps up as dictated
by R
SS
" C
SS
(as in Equation 6); GATE is held low by the
analog current limit (ACL) amplifier until SS crosses 20 "
V
OS
. Upon releasing GATE, 50礎 sources into the external
MOSFET gate and compensation network. When the GATE
voltage reaches the MOSFETs threshold, current flows
into the load capacitor at time point 5. At time point 6,
load current reaches SS control level and the analog cur-
rent limit loop activates. Between time points 6 and 8, the
GATE voltage is servoed, the SENSE voltage is regulated
at V
ACL
(t) (Equation 7) and soft-start limits the slew rate
of the load current. If the SENSE voltage (V
SENSE
V
EE
)
reaches the V
CB
threshold at time point 7, circuit breaker
TIMER activates. The TIMER capacitor, C
T
, is charged by
a (200礎???營
DRN
) current pull-up. As the load capaci-
tor nears full charge, load current begins to decline. At
time point 8, the load current falls and the SENSE voltage
drops below V
ACL
(t). The analog current limit loop shuts
off and the GATE pin ramps further. At time point 9, the
SENSE voltage drops below V
CB
, the fault TIMER ends,
followed by a 5礎 discharge cycle (cool-off). The duration
between time points 7 and 9 must be shorter than one
circuit breaker delay to avoid fault time-out during GATE
ramp-up. When GATE ramps past the V
GATEH
threshold
at time point燗, PWRGD1 pulls low. At time point B, GATE
reaches its maximum voltage as determined by V
IN
. At time
point A, SQTIMER starts its ramp-up to 4V . Having satis-
fied the requirement that PWRGD1 is low for more than
one t
SQT
, PWRGD2 pulls low after EN2 pulls high above
the V
IH
threshold at time point C. This sets off the second
SQTIMER ramp-up. Having satisfied the requirement that
PWRGD2 is low for more than one t
SQT
, PWRGD3 pulls
low after EN3 pulls high at time point D.
W
CURRENT FLOW
FROM LOAD
CURRENT FLOW
TO 48V BACKPLANE
SENSE RESISTOR
TRACK WIDTH W:
0.03" PER AMP
ON 1 OZ COPPER
TO
SENSE
TO
V
EE
4253 F07
相關PDF資料 |
PDF描述 |
|---|---|
| LTC4257CS8 | IC CTRLR INTFACE PWR/ETHER 8SOIC |
| LTC4260IUH#PBF | IC HOT SWAP CNTRL I2C 32-QFN |
| LTC4261IGN-2#PBF | IC CTRLR HOTSWAP W/ADC 28-SSOP |
| LTC4263IS#TRPBF | IC IEEE 803.2AF CNTRLR 14-SOIC |
| LTC4268IDKD-1#PBF | IC PD HIGH POWER W/CNTRL 32-DFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4253ACUF-ADJ#PBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP |
| LTC4253ACUF-ADJ#TRPBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP T/R |
| LTC4253AIGN#PBF | 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4253AIGN#TRPBF | 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4253AIGN-ADJ | 制造商:LINER 制造商全稱:Linear Technology 功能描述:-48V Hot Swap Controller with Sequencer |
發(fā)布緊急采購，3分鐘左右您將得到回復。