- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377727 > LTAEY (Linear Integrated Systems) Differential Input 16-Bit No Latency DS ADC PDF資料下載
參數(shù)資料
| 型號： | LTAEY |
| 廠商： | Linear Integrated Systems |
| 英文描述： | Differential Input 16-Bit No Latency DS ADC |
| 中文描述： | 差分輸入16位ADC的無延遲局副局長 |
| 文件頁數(shù)： | 19/28頁 |
| 文件大?。?/td> | 298K |
| 代理商： | LTAEY |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2433-1
19
24331fa
During the conversion period, the undershoot and/or
overshoot of a fast digital signal connected to the
LTC2433-1 pins may severely disturb the analog to digital
conversion process. Undershoot and overshoot can oc-
cur because of the impedance mismatch at the converter
pin when the transition time of an external control signal
is less than twice the propagation delay from the driver to
LTC2433-1. For reference, on a regular FR-4 board, signal
propagation velocity is approximately 183ps/inch for
internal traces and 170ps/inch for surface traces. Thus, a
driver generating a control signal with a minimum transi-
tion time of 1ns must be connected to the converter pin
through a trace shorter than 2.5 inches. This problem
becomes particularly difficult when shared control lines
are used and multiple reflections may occur. The solution
is to carefully terminate all transmission lines close to
their characteristic impedance.
Parallel termination near the LTC2433-1 pin will eliminate
this problem but will increase the driver power dissipation.
A series resistor between 27
and 56
placed near the
driver will also eliminate this problem without additional
power dissipation. The actual resistor value depends upon
the trace impedance and connection topology.
An alternate solution is to reduce the edge rate of the
control signals. It should be noted that using very slow
edges will increase the converter power supply current
during the transition time. The multiple ground pins used
in this package configuration, as well as the differential
input and reference architecture, reduce substantially the
converter’s sensitivity to ground currents.
Particular attention must be given to the connection of the
F
O
signal when the LTC2433-1 is used with an external
conversion clock. This clock is active during the conver-
sion time and the normal mode rejection provided by the
internal digital filter is not very high at this frequency. A
normal mode signal of this frequency at the converter
reference terminals may result in DC gain and INL errors.
A normal mode signal of this frequency at the converter
input terminals may result in a DC offset error. Such
perturbations may occur due to asymmetric capacitive
coupling between the F
O
signal trace and the converter
input and/or reference connection traces. An immediate
solution is to maintain maximum possible separation
between the F
O
signal trace and the input/reference sig-
nals. When the F
O
signal is parallel terminated near the
converter, substantial AC current is flowing in the loop
formed by the F
O
connection trace, the termination and the
ground return path. Thus, perturbation signals may be
inductively coupled into the converter input and/or refer-
ence. In this situation, the user must reduce to a minimum
the loop area for the F
O
signal as well as the loop area for
the differential input and reference connections.
Driving the Input and Reference
The input and reference pins of the LTC2433-1 converter
are directly connected to a network of sampling capaci-
tors. Depending upon the relation between the differential
input voltage and the differential reference voltage, these
capacitors are switching between these four pins
transfering small amounts of charge in the process. A
simplified equivalent circuit is shown in Figure 12, where
IN
+
and IN
–
refer to the selected differential channel and
the unselected channel is omitted for simplicity.
For a simple approximation, the source impedance R
S
driving an analog input pin (IN
+
, IN
–
, REF
+
or REF
–
) can be
considered to form, together with R
SW
and C
EQ
(see
Figure12), a first order passive network with a time
constant
τ
= (R
S
+ R
SW
) C
EQ
. The converter is able to
sample the input signal with better than 1LSB accuracy if
the sampling period is at least 11 times greater than the
input circuit time constant
τ
. The sampling process on the
four input analog pins is quasi-independent so each time
constant should be considered by itself and, under worst-
case circumstances, the errors may add.
When using the internal oscillator (F
O
= LOW), the
LTC2433-1’s front-end switched-capacitor network is
clocked at 69900Hz corresponding to a 14.3
μ
s sampling
APPLICATIOU
W
U
U
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTAEZ | Differential Input 16-Bit No Latency DS ADC |
| LTC2433-1 | Differential Input 16-Bit No Latency DS ADC |
| LTC2433-1CMS | Differential Input 16-Bit No Latency DS ADC |
| LTC2433-1IMS | Differential Input 16-Bit No Latency DS ADC |
| LTC1043CS | Dual Precision Intrumentation Switched-Capacitor Building Block |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTAEZ | 制造商:LINEAR 制造商全稱:LINEAR 功能描述:Differential Input 16-Bit No Latency DS ADC |
| LTAGL | 制造商:LINER 制造商全稱:Linear Technology 功能描述:100mA, Low Voltage, Very Low Dropout Linear Regulator |
| LT-ALTO350-C | 制造商:LED TEAM 功能描述:DRIVER 3CH DMX FOR RGB LED 350MA |
| LT-ALTO700-C | 制造商:LED TEAM 功能描述:LED DRIVER DC-DC CC 0.7A 制造商:LED TEAM 功能描述:LED DRIVER, DC-DC, CC, 0.7A 制造商:LED TEAM 功能描述:LED DRIVER, DC-DC, CC, 0.7A, Product Range:LED TEAM - ALTO700 Series, Input Volt 制造商:LED TEAM 功能描述:LED DRIVER, DC-DC, CC, 0.7A, Product Range:LED TEAM - ALTO700 Series, Input Voltage Min:24V, Input Voltage Max:32V, Output Current:700mA, Output Power Max:45W, DC / DC Converter Mounting:Panel, Dimming Control Type:PWM, Depth:22mm, , RoHS Compliant: Yes |
| LTALX | 制造商:Apex Tool Group 功能描述:TIP,BENT CHISEL,30 DEG,1.6MM,WP80 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。