參數(shù)資料
型號(hào)： LTAEY
廠商： Linear Integrated Systems
英文描述： Differential Input 16-Bit No Latency DS ADC
中文描述： 差分輸入16位ADC的無(wú)延遲局副局長(zhǎng)
文件頁(yè)數(shù)： 14/28頁(yè)
文件大?。?/td> 298K
代理商： LTAEY
LTC2433-1
14
24331fa
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
While CS is pulled LOW, EOC is output to the SDO pin.
EOC=1 while a conversion is in progress and EOC = 0 if
the device is in the sleep state. With CS high, the device
automatically enters the low power sleep state once the
conversion is complete.
When the device is in the sleep state (EOC = 0), its
conversion result is held in an internal static shift regis-
ter. Data is
shifted out the SDO pin on each falling edge of
SCK. This enables external circuitry to latch the output on
the rising edge of SCK. EOC can be latched on the first
rising edge of SCK and the last bit of the conversion result
can be latched on the 19th rising edge of SCK. On the 19th
falling edge of SCK, the device begins a new conversion.
SDO goes HIGH (EOC = 1) indicating a conversion is in
progress.
At the conclusion of the data cycle, CS may remain LOW
and EOC monitored as an end-of-conversion interrupt.
Alternatively, CS may be driven HIGH setting SDO to Hi-Z.
As described above, CS may be pulled LOW at any time in
order to monitor the conversion status.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first rising edge and the
19th falling edge of SCK, see Figure 7. On the rising edge
of CS, the device aborts the data output state and imme-
diately initiates a new conversion. This is useful for abort-
ing an invalid conversion cycle or synchronizing the start
of a conversion.
Figure 7. External Serial Clock, Reduced Data Output Length
SDO
SCK
(EXTERNAL)
CS
DATA
OUTPUT
CONVERSION
SLEEP
SLEEP
TEST EOC (OPTIONAL)
TEST EOC
DATA OUTPUT
Hi-Z
Hi-Z
Hi-Z
CONVERSION
24331 F07
MSB
SIG
“O”
BIT 4
BIT 14
BIT 5
BIT 15
BIT 16
BIT 17
EOC
BIT 18
BIT 0
EOC
Hi-Z
TEST EOC
SLEEP
= EXTERNAL CLOCK SOURCE
= INTERNAL OSC/SIMULTANEOUS
50Hz/60Hz REJECTION
V
CC
F
O
REF
+
REF
–
SCK
IN
+
IN
–
GND
SDO
CS
1
10
2
3
9
4
5
6
8
7
REFERENCE
VOLTAGE
0.1V TO V
CC
ANALOG INPUT RANGE
–0.5V
REF
TO 0.5V
REF
1
μ
F
2.7V TO 5.5V
LTC2433-1
3-WIRE
SPI INTERFACE
APPLICATIOU
W
U
U
相關(guān)PDF資料
PDF描述
LTAEZ Differential Input 16-Bit No Latency DS ADC
LTC2433-1 Differential Input 16-Bit No Latency DS ADC
LTC2433-1CMS Differential Input 16-Bit No Latency DS ADC
LTC2433-1IMS Differential Input 16-Bit No Latency DS ADC
LTC1043CS Dual Precision Intrumentation Switched-Capacitor Building Block
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTAEZ 制造商:LINEAR 制造商全稱:LINEAR 功能描述:Differential Input 16-Bit No Latency DS ADC
LTAGL 制造商:LINER 制造商全稱:Linear Technology 功能描述:100mA, Low Voltage, Very Low Dropout Linear Regulator
LT-ALTO350-C 制造商:LED TEAM 功能描述:DRIVER 3CH DMX FOR RGB LED 350MA
LT-ALTO700-C 制造商:LED TEAM 功能描述:LED DRIVER DC-DC CC 0.7A 制造商:LED TEAM 功能描述:LED DRIVER, DC-DC, CC, 0.7A 制造商:LED TEAM 功能描述:LED DRIVER, DC-DC, CC, 0.7A, Product Range:LED TEAM - ALTO700 Series, Input Volt 制造商:LED TEAM 功能描述:LED DRIVER, DC-DC, CC, 0.7A, Product Range:LED TEAM - ALTO700 Series, Input Voltage Min:24V, Input Voltage Max:32V, Output Current:700mA, Output Power Max:45W, DC / DC Converter Mounting:Panel, Dimming Control Type:PWM, Depth:22mm, , RoHS Compliant: Yes
LTALX 制造商:Apex Tool Group 功能描述:TIP,BENT CHISEL,30 DEG,1.6MM,WP80
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*