參數資料
型號: LPC47S42X
廠商: SMSC Corporation
英文描述: ENHANCED SUPER I/O WITH LPC INTERFACE FOR SERVER APPLICATIONS
中文描述: 增強的超級I /英國防損為服務器應用接口?
文件頁數: 143/264頁
文件大?。?/td> 1342K
代理商: LPC47S42X
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁當前第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁
Bit[5] in the SMI_STS7 register is the status bit and bit[5] in the SMI_EN7 register is the enable bit for
the generation of the SMI when the SLP_EN bit is written to ‘1’. These registers are located at the
address programmed in the Base I/O address in Logical Device A at the offset of 0x64 and 0x66.
See the Runtime Registers section for description on these registers.
PME Support
The LPC47S42x offers support for Power Management Events (PMEs), also referred to as System
Control Interrupt (SCI) events in an ACPI system. A power management event is indicated to the
chipset via the assertion of the nIO_PME signal. In the LPC47S42x, the nIO_PME is asserted by active
transitions on the ring indicator inputs nRI1 and nRI2, active keyboard-data edges, active mouse-data
edges, Wakeup on Specific key, Super I/O Device Interrupts, Watchdog Timer, programmable edges on
GPIO pins and fan tachometer event. The GP42/nIO_PME pin, when selected for the nIO_PME
function, can be programmed to be active high or active low via the polarity bit in the GP42 register.
The output buffer type of the pin can be programmed to be open-drain or push-pull via bit 7 of the GP42
register. The nIO_PME pin function defaults to active low, open-drain output.
PME functionality is controlled by the PME status and enable registers in the runtime registers block,
which is located at the address programmed in configuration registers 0x60 and 0x61 in Logical Device
A. The PME Enable bit, PME_EN, globally controls PME Wake-up events. When PME_EN is inactive,
the nIO_PME signal can not be asserted. When PME_EN is asserted, any wake source whose
individual PME Wake Enable register bit, is asserted can cause nIO_PME to become asserted.
The PME Wake Status register indicates that an enabled wake source has occurred and if the PME_EN
bit is set, asserted the nIO_PME signal. The PME Status bit is asserted by active transitions of PME
Wake sources. PME_STS will become asserted independent of the state of the global PME enable,
PME_EN.
The following pertains to the PME status bits for each event:
The output of the status bit for each event is combined with the corresponding enable bit to set the
PME status bit.
The status bit for any pending events must be cleared in order to clear the PME_STS bit.
For the GPIO events, the polarity of the edge used to set the status bit and generate a PME is
controlled by the polarity bit of the GPIO control register. For non-inverted polarity (default) the status
bit is set on the low-to-high edge. If the EETI function is selected for a GPIO then both a high-to-low and
a low-to-high edge will set the corresponding PME status bits. Status bits are cleared on a write of ‘1’.
The PME Wake registers also include status and enable bits for the fan tachometer input.
See the “Keyboard and Mouse PME Generation” section for information about using the keyboard and
mouse signals to generate a PME.
The P12 and P16 bits enable a PME event on single high-to-low edge or on both high-to-low and low-
to-high edges. Default is single edge. There is also a polarity select bit in the configuration register at
0xF0 in Logical Device 7. The register that selects the edge, Edge Select register, is located at the
address programmed in the Base I/O Address register in the Logical Device A at an offset of 21h. Refer
also to PME Status and Enable register 9. See the Runtime Registers sections for description on these
registers.
143
相關PDF資料
PDF描述
LPC47M141-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M142-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M144-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M145-NC e2 Rechargeable Nickel Metal Hydride Battery; Voltage Rating:1.2V; Battery Size Code:AA; Battery Capacity:2500mAh; Battery Terminals:Pressure Contact; Diameter:14.5mm; Height:50.5mm
LPC47M146-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
相關代理商/技術參數
參數描述
LPC47S457-NC 功能描述:輸入/輸出控制器接口集成電路 Enhanced Super I/O Controller RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
LPC47S457-NS 功能描述:接口 - 專用 Enhanced Super I/O Controller RoHS:否 制造商:Texas Instruments 產品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59
LPC47S45X 制造商:SMSC 制造商全稱:SMSC 功能描述:Advanced I/O with X-Bus Interface
LPC47S45X_07 制造商:SMSC 制造商全稱:SMSC 功能描述:Advanced I/O with X-Bus Interface
LPC47U322QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk