參數(shù)資料
型號(hào)： LH28F320S3H-L
廠商： Sharp Corporation
英文描述： 32 M-bit(4 MB x 8/2 MB x 16)Smart3 Flash Memories(32M位 (4M位 x 8/2M位 x 16) Smart3 技術(shù)閃速存儲(chǔ)器)
中文描述： 32 M位（4字節(jié)× 8 / 2 MB的× 16）Smart3閃存（32兆位（4分位x 8/2M位× 16）Smart3技術(shù)閃速存儲(chǔ)器）
文件頁(yè)數(shù)： 19/51頁(yè)
文件大?。?/td> 340K
代理商： LH28F320S3H-L
- 19 -
Multi word/byte write is executed by at least four-
cycle or up to 35-cycle command sequence. Up to
32 bytes in x8 mode (16 words in x16 mode) can
be loaded into the buffer and written to the flash
array. First, multi word/byte write setup (E8H) is
written with the write address. At this point, the
4.8
Word/byte write is executed by a two-cycle
command sequence. Word/Byte Write setup
(standard 40H or alternate 10H) is written, followed
by a second write that specifies the address and
data (latched on the rising edge of WE#). The
WSM then takes over, controlling the word/byte
write and write verify algorithms internally. After the
word/byte write sequence is written, the device
automatically outputs status register data when
read (see
Fig. 5
). The CPU can detect the
completion of the word/byte write event by
analyzing the STS pin or status register bit SR.7.
Word/Byte Write Command
When word/byte write is complete, status register
bit SR.4 should be checked. If word/byte write error
is detected, the status register should be cleared.
The internal WSM verify only detects errors for "1"s
that do not successfully write to "0"s. The CUI
remains in read status register mode until it
receives another command.
Reliable word/byte writes can only occur when V
CC
= V
CC1/2
and V
PP
= V
PPH1/2/3
. In the absence of
this high voltage, memory contents are protected
against word/byte writes. If word/byte write is
attempted while V
PP
≤
V
PPLK
, status register bits
SR.3 and SR.4 will be set to "1". Successful
word/byte write requires that the corresponding
block lock-bit be cleared or, if set, that WP# = V
IH
.
If word/byte write is attempted when the
corresponding block lock-bit is set and WP# = V
IL
,
SR.1 and SR.4 will be set to "1". Word/byte write
operations with V
IL
< WP# < V
IH
produce spurious
results and should not be attempted.
4.9
Multi Word/Byte Write Command
device automatically outputs extended status
register data (XSR) when read (see
Fig. 6
and
Fig. 7
). If extended status register bit XSR.7 is 0,
no Multi Word/Byte Write command is available and
multi word/byte write setup which just has been
written is ignored. To retry, continue monitoring
XSR.7 by writing multi word/byte write setup with
write address until XSR.7 transitions to "1". When
XSR.7 transitions to "1", the device is ready for
loading the data to the buffer. A word/byte count
(N)-1 is written with write address. After writing a
word/byte count (N)-1 , the device automatically
turns back to output status register data. The
word/byte count (N)-1 must be less than or equal to
1FH in x8 mode (0FH in x16 mode). On the next
write, device start address is written with buffer
data. Subsequent writes provide additional device
address and data, depending on the count. All
subsequent address must lie within the start
address plus the count. After the final buffer data is
written, write confirm (D0H) must be written. This
initiates WSM to begin copying the buffer data to
the flash array. An invalid Multi Word/Byte Write
command sequence will result in both status
register bits SR.4 and SR.5 being set to "1". For
additional multi word/byte write, write another multi
word/byte write setup and check XSR.7. The Multi
Word/Byte Write command can be queued while
WSM is busy as long as XSR.7 indicates "1",
because LH28F320S3-L/S3H-L have two buffers. If
an error occurs while writing, the device will stop
writing and flush next Multi Word/Byte Write
command loaded in Multi Word/Byte Write
command. Status register bit SR.4 will be set to "1".
No Multi Word/Byte Write command is available if
either SR.4 or SR.5 is set to "1". SR.4 and SR.5
should be cleared before issuing Multi Word/Byte
Write command. If a Multi Word/Byte Write
command is attempted past an erase block
boundary, the device will write the data to flash
array up to an erase block boundary and then stop
writing. Status register bits SR.4 and SR.5 will be
set to "1".
LH28F320S3-L/S3H-L
相關(guān)PDF資料
PDF描述
LH28F320S3HNS-L11 32-MBIT(4MBx8/2MBx16)Smart 3 Flash MEMORY
LH28F320S3NS Smart voltage 32Mbit Flash Memory
LH28F320S3TD-L10 32 M-bit (2 MB x 8/1 MB x 16 x 2-Bank) Smart 3 Dual Work Flash Memory
LH28F320S3 32M (4M x8/2M x16)Smart 3 Flash Memory(32M (4M x8/2M x16) Smart3 技術(shù) 閃速存儲(chǔ)器)
LH28F320S5H-L 32M-BIT ( 2Mbit x16 / 4Mbit x8 )Boot Block Flash MEMORY(32M位( 2M位 x16 / 4M位 x8 )Boot Block 閃速存儲(chǔ)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LH28F320S3H-L11 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-MBIT(4MBx8/2MBx16)Smart 3 Flash MEMORY
LH28F320S3H-L14 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-MBIT(4MBx8/2MBx16)Smart 3 Flash MEMORY
LH28F320S3HNS-L11 功能描述:IC FLASH 32MBIT 110NS 56SSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
LH28F320S3HNS-L14 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-MBIT(4MBx8/2MBx16)Smart 3 Flash MEMORY
LH28F320S3HNS-ZM 功能描述:IC FLASH 32MBIT 110NS 56SSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:256M（8Mx32） 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:托盤 其它名稱:Q2841869
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*