參數(shù)資料
型號: LH28F160S3NS-L13
英文描述: EEPROM|FLASH|1MX16/2MX8|CMOS|SOP|56PIN|PLASTIC
中文描述: 的EEPROM | FLASH動畫| 1MX16/2MX8 |的CMOS |專科| 56PIN |塑料
文件頁數(shù): 34/56頁
文件大?。?/td> 373K
代理商: LH28F160S3NS-L13
- 34 -
LH28F160S5-L/S5H-L
RY/BY# mode) will remain low until the reset
operation is complete. Then, the operation will abort
and the device will enter deep power-down. The
aborted operation may leave data partially altered.
Therefore, the command sequence must be
repeated after normal operation is restored. Device
power-off or RP# transitions to V
IL
clear the status
register.
The CUI latches commands issued by system
software and is not altered by V
PP
or CE#
transitions or WSM actions. Its state is read array
mode upon power-up, after exit from deep power-
down or after V
CC
transitions below V
LKO
.
After block erase, full chip erase, (multi) word/byte
write or block lock-bit configuration, even after V
PP
transitions down to V
PPLK
, the CUI must be placed
in read array mode via the Read Array command if
subsequent access to the memory array is desired.
5.6
The device is designed to offer protection against
accidental block and full chip erasure, (multi)
word/byte writing or block lock-bit configuration
during power transitions. Upon power-up, the
device is indifferent as to which power supply (V
PP
or V
CC
) powers-up first. Internal circuitry resets the
CUI to read array mode at power-up.
Power-Up/Down Protection
A system designer must guard against spurious
writes for V
CC
voltages above V
LKO
when V
PP
is
active. Since both WE# and CE# must be low for a
command write, driving either to V
IH
will inhibit
writes. The CUI’s two-step command sequence
architecture provides added level of protection
against data alteration.
In-system block lock and unlock capability prevents
inadvertent data alteration. The device is disabled
while RP# = V
IL
regardless of its control inputs
state.
5.7
When designing portable systems, designers must
consider battery power consumption not only during
device operation, but also for data retention during
system idle time. Flash memory’s nonvolatility
increases usable battery life because data is
retained when system power is removed.
Power Consumption
In addition, deep power-down mode ensures
extremely low power consumption even when
system power is applied. For example, portable
computing products and other power sensitive
applications that use an array of devices for solid-
state storage can consume negligible power by
lowering RP# to V
IL
standby or sleep modes. If
access is again needed, the devices can be read
following the t
PHQV
and t
PHWL
wake-up cycles
required after RP# is first raised to V
IH
. See
Section
6.2.4 through 6.2.6
"
AC CHARACTERISTICS -
READ-ONLY and WRITE OPERATIONS"
and
Fig. 15
,
Fig. 16
,
Fig. 17
and
Fig. 18
for more
information.
相關(guān)PDF資料
PDF描述
LH28F160S3R-L10 x8/x16 Flash EEPROM
LH28F160S3R-L13 EEPROM|FLASH|1MX16/2MX8|CMOS|TSSOP|56PIN|PLASTIC
LH28F320BFHE-PBTL70 Flash ROM
LH28F320BFHE-PBTLZA Flash ROM
LH28F320BFHE-PTTL60 Flash ROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LH28F160S3R-L10 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:16-MBIT(2MBx8/1MBx16) Smart 3 Flash MEMORY
LH28F160S3R-L13 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM|FLASH|1MX16/2MX8|CMOS|TSSOP|56PIN|PLASTIC
LH28F160S3T-L10 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Flash Memory 16M (2MB 】 8/1MB 】 16)
LH28F160S3T-L10A 功能描述:IC FLASH 16MBIT 100NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:1M (64K x 16) 速度:150ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
LH28F160S3T-L13 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM