- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383236 > L6260 (意法半導(dǎo)體) 4.5 - 5.5V DISK DRIVER SPINDLE & VCM, POWER & CONTROL COMBO’S PDF資料下載
參數(shù)資料
| 型號： | L6260 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 4.5 - 5.5V DISK DRIVER SPINDLE & VCM, POWER & CONTROL COMBO’S |
| 中文描述： | 4.5 - 5.5V的磁盤驅(qū)動(dòng)程序主軸 |
| 文件頁數(shù)： | 18/30頁 |
| 文件大?。?/td> | 305K |
| 代理商： | L6260 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
The read cycle is initiated by setting SLOAD low
and clocking in a valid read address. Only four
bits of address are necessary, if more than four
bits are clocked in, the four MSBs will be ignored
(i.e. only the first four bits will be used). If a valid
address is detected, the rising edge of R/W will
load the desired register into the internal se-
rial/parallel register ready for clocking out. The
data in the serial/parallel register is then serially
clocked out on every rising edge of SCLK (LSB is
clocked out first). Additional padded bits clocked
out will be zero.
Note: If SLOAD is set low with R/W high, the cur-
rent contents of the internal shift register can be
clocked out. This is useful for a ”read back” of the
data last written into the required register.
D94IN094
tPER
A0
A1
A2
A3
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
SCLK
4 bit address (FIXED)
12 bit data (FIXED)
tRWS
tSLS
SLOAD
R/W
tRWH
tSLH
SDIO
Figure 5:
SerialWrite Timing Diagram
The write cycle has a fixed address and data
length. Four bits of address and 12 bits of data
must be clocked in to allow the data to be loaded
into the desired register. The write cycle is initi-
ated by settingSLOAD and R/W low. SettingR/W
low causes the SDIO line to be tri-stated for data
input. SLOAD low enables the internal counter to
increment on the rising edge of SCLK. The ad-
dress and data are clocked into the chip serially
on each rising edge of SCLK as shown above.
When both the 4 bits of addressand the 12 bits of
the data have been clocked in, then the ad-
dressed register will be written to with the pro-
vided data. Setting SLOAD high will clear the in-
ternal logic and tri-state the SDIO line. This also
provides a way of safely aborting a write by sim-
ply forcing SLOAD high. NOTE: SLOAD must be
kept low during the entire duration of the 16 write
clocks.
D94IN095
tPER
A0
A1
A2
A3
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
SCLK
INPUT
OUTPUT
SLOAD
R/W
tRWS
tSLS
SDIO
tRWD
INVALID
HiZ
tSCKD
Figure 6:
SerialRead Timing Diagram
L6260
18/30
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L6268 | 12V DISK DRIVE SPINDLE & VCM, POWER & CONTROL “COMBO” |
| L6269 | 12V DISK DRIVE SPINDLE & VCM, POWER & CONTROL “COMBO” |
| L6270 | MILLI-ACTUATOR DRIVER |
| L6271 | MILLI-ACTUATOR DRIVER |
| L6275 | 5V DISK DRIVE SPINDLE & VCM, POWER & CONTROL “COMBO” |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L6261 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Servo/Spindle Motor Controller/Driver |
| L62622.6 | 制造商:STMicroelectronics 功能描述: |
| L6268 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:12V DISK DRIVE SPINDLE & VCM, POWER & CONTROL “COMBO” |
| L6269 | 制造商:STMicroelectronics 功能描述:L6269 - Trays |
| L6269TR | 制造商:STMicroelectronics 功能描述:12V SMART POWER COMBO - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。