- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1932 > KXPC8240RVV250E (Freescale Semiconductor)IC MPU INTEGRATED 250MHZ 352TBGA PDF資料下載
參數資料
| 型號： | KXPC8240RVV250E |
| 廠商： | Freescale Semiconductor |
| 文件頁數： | 5/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU INTEGRATED 250MHZ 352TBGA |
| 標準包裝： | 2 |
| 系列： | MPC82xx |
| 處理器類型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 250MHz |
| 電壓： | 2.5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 352-LBGA |
| 供應商設備封裝： | 352-TBGA（35x35） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
MPC8240 Integrated Processor Hardware Specifications
13
Electrical and Thermal Characteristics
loop delay versus frequency of operation.
Figure 6. PCI_SYNC_IN Input Clock Timing Diagram
16
DLL lock range with DLL_STANDARD = 0 (default)
0
≤ (NTclk – Tclk/2 – tloop – tfix0)
≤ 7
ns
7
17
Frequency of operation (OSC_IN)
25
66
MHz
18
OSC_IN cycle time
40
15
ns
19
OSC_IN rise and fall times
—
5
ns
5
20
OSC_IN duty cycle measured at 1.4 V
40
60
%
21
OSC_IN frequency stability
—
100
ppm
22
OSC_IN VIH (loaded)
2.0
V
23
OSC_IN VIL (loaded)
0.8
V
Notes:
1. These specifications are for the default driver strengths indicated in Table 4.
2. Rise and fall times for the PCI_SYNC_IN input are measured from 0.4 to 2.4 V.
3. Specification value at maximum frequency of operation.
4. Relock time is guaranteed by design and characterization. Relock time is not tested.
5. Rise and fall times for the OSC_IN input are guaranteed by design and characterization. OSC_IN input rise and fall
times are not tested.
6. Relock timing is guaranteed by design. PLL-relock time is the maximum amount of time required for PLL lock after
a stable VDD and PCI_SYNC_IN are reached during the reset sequence. This specification also applies when the
PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRST_CPU/HRST_CTRL
must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the reset sequence.
7. DLL_STANDARD is bit 7 of the PMC2 register <72>. N is a non-zero integer (1 or 2). Tclk is the period of one
SDRAM_SYNC_OUT clock cycle in ns. tloop is the propagation delay of the DLL synchronization feedback loop (PC
board runner) from SDRAM_SYNC_OUT to SDRAM_SYNC_IN in ns; 6.25 inches of loop length (unloaded PC
board runner) corresponds to approximately 1 ns of delay. tfix0 is a fixed delay inherent in the design when the DLL
is at tap point 0 and the DLL is contributing no delay; tfix0 equals approximately 3 ns. See Figure 7 for DLL3 locking
ranges.
8. Pin-to-pin skew includes quantifying the additional amount of clock skew (or jitter) from the DLL besides any
intentional skew added to the clocking signals from the variable length DLL synchronization feedback loop, that is,
the amount of variance between the internal sys_logic_clk and the SDRAM_SYNC_IN signal after the DLL is
locked. While pin to pin skew between SDRAM_CLKs can be measured, the relationship between the internal
sys_logic_clk and the external SDRAM_SYNC_IN cannot be measured and is guaranteed by design.
Table 7. Clock AC Timing Specifications (continued)
At recommended operating conditions (see Table 2) with LVDD = 3.3 V ± 0.3 V
Num
Characteristic and Condition 1
Min
Max
Unit
Notes
5a
5b
VM
VM = Midpoint Voltage (1.4 V)
2
3
CVIL
CVIH
1
PCI_SYNC_IN
VM
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料 |
PDF描述 |
|---|---|
| KXPC8260ZUIHBC | IC MPU POWERQUICC II 480-TBGA |
| LA4128V-75TN144E | IC CPLD 128MACROCELLS 144TQFP |
| LA72730-N-E | IC AUDIO/VIDEO SWITCH TV 24SDIP |
| LAMXO2280E-3FTN324E | IC FPGA AUTO 2.28KLUTS 324-BGA |
| LC51024VG-75F676I | IC XPLD 1024MC 7.5NS 676FPBGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| KXPC8250AZUPHBA | 制造商:Motorola Inc 功能描述: |
| KXPC8255CVVIFBC | 功能描述:微處理器 - MPU PQ 2 HIP 3 NO-PB RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KXPC8255CZUIFBC | 功能描述:微處理器 - MPU POWERQUICC II HIP3 REV C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KXPC8255VVIFBC | 功能描述:微處理器 - MPU PQ 2 HIP 3 NO-PB RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KXPC8255ZUIFBC | 功能描述:微處理器 - MPU POWERQUICC II HIP3 REV C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復。