- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1932 > KSZ8993FL (Micrel Inc)IC CONV MED 10/100 SGL 128PQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ8993FL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 39/100頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONV MED 10/100 SGL 128PQFP |
| 標準包裝： | 66 |
| 系列： | * |
| 類型： | * |
| 應用： | * |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應商設備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1081 (CN2011-ZH PDF) |
| 其它名稱： | 576-1035 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
Micrel, Inc.
KS8993F/FL
June 2009
43
M9999-062509
hbwhelp@micrel.com or (408) 955-1690
2.10.2 I
2C Slave Serial Bus Configuration
In managed mode, the KS8993F can be configured as an I
2C slave device. In this mode, an I2C master device
(external controller/CPU) has complete programming access to the KS8993F’s 128 registers. Programming access
includes the Global Registers, Port Registers, Media Converter Registers, Advanced Control Registers and indirect
access to the “Static MAC Table”, “VLAN Table”, “Dynamic MAC Table” and “MIB Counters”. The tables and counters
are indirectly accessed via registers 110 thru 120.
In I
2C slave mode, the KS8993F operates like other I2C slave devices. Addressing the KS8993F’s 8 bit registers is
similar to addressing Atmel’s AT24C02 EEPROM’s memory locations. Details of I
2C read/write operations and related
timing information can be found in the AT24C02 Datasheet.
Two fixed 8 bit device addresses are used to address the KS8993F in I
2C slave mode. One is for read; the other is for
write. The addresses are as follow:
1011_1111
<read>
1011_1110
<write>
The following is a sample procedure for programming the KS8993F using the I
2C slave serial bus:
1.
Enable I
2C slave mode by setting the KS8993F strap-in pins PS[1:0] (pins 100 and 101 respectively) to “01”.
2.
Power up the board and assert reset to the KS8993F. After reset, the “Start Switch” bit (register 1 bit 0) will be
set to ‘0’.
3.
Configure the desired register settings in the KS8993F, using the I
2C write operation.
4.
Read back and verify the register settings in the KS8993F, using the I
2C read operation.
5.
Write a ‘1’ to the “Start Switch” bit to start the KS8993F with the programmed settings.
Note: The “Start Switch” bit cannot be set to ‘0’ to stop the switch after an ‘1’ is written to this bit. Thus, it is
recommended that all switch configuration settings are programmed before the “Start Switch” bit is set to ‘1’.
Some of the configuration settings, such as “Aging enable”, “Auto Negotiation Enable”, “Force Speed” and
“Power down” can be programmed after the switch has been started.
2.10.3 SPI Slave Serial Bus Configuration
In managed mode, the KS8993F can be configured as a SPI slave device. In this mode, a SPI master device (external
controller/CPU) has complete programming access to the KS8993F’s 128 registers. Programming access includes the
Global Registers, Port Registers, Media Converter Registers, Advanced Control Registers and indirect access to the
“Static MAC Table”, “VLAN Table”, “Dynamic MAC Table” and “MIB Counters”. The tables and counters are indirectly
accessed via registers 110 thru 120.
The KS8993F supports two standard SPI commands: ‘0000_0011’ for data read and ‘0000_0010’ for data write. SPI
multiple read and multiple write are also supported by the KS8993F to expedite register read back and register
configuration, respectively.
SPI multiple read is initiated when the master device continues to drive the KS8993F SPIS_N input pin (SPI Slave
Select signal) low after a byte (a register) is read. The KS8993F internal address counter will increment automatically
to the next byte (next register) after the read. The next byte at the next register address will be shifted out onto the
KS8993F SPIQ output pin. SPI multiple read will continue until the SPI master device terminates it by de-asserting the
SPIS_N signal to the KS8993F.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8993MLI | IC SWITCH 10/100 3PORT 128-PQFP |
| KSZ8993ML | IC SWITCH 10/100 W/TXRX 128PQFP |
| KSZ8995FQ | IC SWITCH 10/100 5PORT 128-PQFP |
| KSZ8995MA | IC SWITCH 10/100 5PORT 128PQFP |
| KSZ8995MI | IC SWITCH 5-PORT 10/100 128PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8993FL-EVAL | 功能描述:BOARD EVALUATION FOR KSZ8993FL RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035 |
| KSZ8993I | 功能描述:以太網(wǎng) IC 3 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-PQFP, I-TEMP RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8993M | 功能描述:以太網(wǎng) IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8993MA5 | 功能描述:IC SWITCH 10/100 W/TXRX 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| KSZ8993M-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8993M Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復。