- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11595 > KSZ8851-16MQL (Micrel Inc)IC CTLR MAC/PHY NON-PCI 128-PQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ8851-16MQL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 30/88頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CTLR MAC/PHY NON-PCI 128-PQFP |
| 產(chǎn)品培訓(xùn)模塊： | KSZ8851 10/100 Embedded Controllers |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 控制器類型： | 以太網(wǎng)控制器，MAC/PHY |
| 接口： | 總線 |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1081 (CN2011-ZH PDF) |
| 配用： | 576-3292-ND - BOARD EVALUATION KSZ8851-16MLL |
| 其它名稱： | 576-3253 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
2009 Microchip Technology Inc.
DS39682E-page 35
PIC18F45J10 FAMILY
4.0
POWER-MANAGED MODES
The PIC18F45J10 family devices provide the ability to
manage power consumption by simply managing clock-
ing to the CPU and the peripherals. In general, a lower
clock frequency and a reduction in the number of circuits
being clocked constitutes lower consumed power. For
the sake of managing power in an application, there are
three primary modes of operation:
Run mode
Idle mode
Sleep mode
These modes define which portions of the device are
clocked and at what speed. The Run and Idle modes
may use any of the three available clock sources
(primary, secondary or internal oscillator block); the
Sleep mode does not use a clock source.
The
power-managed
modes
include
several
power-saving features offered on previous PIC
microcontrollers. One is the clock switching feature,
offered in other PIC18 devices, allowing the controller
to use the Timer1 oscillator in place of the primary
oscillator. Also included is the Sleep mode, offered by
all PIC microcontrollers, where all device clocks are
stopped.
4.1
Selecting Power-Managed Modes
Selecting a power-managed mode requires two
decisions: if the CPU is to be clocked or not and which
clock source is to be used. The IDLEN bit
(OSCCON<7>) controls CPU clocking, while the
SCS<1:0> bits (OSCCON<1:0>) select the clock
source. The individual modes, bit settings, clock
sources and affected modules are summarized in
4.1.1
CLOCK SOURCES
The SCS<1:0> bits allow the selection of one of three
clock sources for power-managed modes. They are:
the primary clock, as defined by the FOSC<1:0>
Configuration bits
the secondary clock (Timer1 oscillator)
the internal oscillator
4.1.2
ENTERING POWER-MANAGED
MODES
Switching from one power-managed mode to another
begins by loading the OSCCON register. The
SCS<1:0> bits select the clock source and determine
which Run or Idle mode is to be used. Changing these
bits causes an immediate switch to the new clock
source, assuming that it is running. The switch may
also be subject to clock transition delays. These are
discussed in Section 4.1.3 “Clock Transitions and
and subsequent sections.
Entry to the power-managed Idle or Sleep modes is
triggered by the execution of a SLEEP instruction. The
actual mode that results depends on the status of the
IDLEN bit.
Depending on the current mode and the mode being
switched to, a change to a power-managed mode does
not always require setting all of these bits. Many
transitions may be done by changing the oscillator
select bits, or changing the IDLEN bit, prior to issuing a
SLEEP
instruction. If the IDLEN bit is already
configured correctly, it may only be necessary to
perform a SLEEP instruction to switch to the desired
mode.
TABLE 4-1:
POWER-MANAGED MODES
Mode
OSCCON bits
Module Clocking
Available Clock and Oscillator Source
IDLEN<7>(1)
SCS<1:0>
CPU
Peripherals
Sleep
0
N/A
Off
None – All clocks are disabled
PRI_RUN
N/A
10
Clocked
Primary – HS, EC;
this is the normal full-power execution mode
SEC_RUN
N/A
01
Clocked
Secondary – Timer1 Oscillator
RC_RUN
N/A
11
Clocked
Internal Oscillator
PRI_IDLE
110
Off
Clocked
Primary – HS, EC
SEC_IDLE
101
Off
Clocked
Secondary – Timer1 Oscillator
RC_IDLE
111
Off
Clocked
Internal Oscillator
Note 1:
IDLEN reflects its value when the SLEEP instruction is executed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4278CDKD#PBF | IC PD IEEE 802.3AT 25.5W 32-DFN |
| KSZ8873MLL | IC ETHERNET SWITCH 3PORT 64-LQFP |
| KSZ8863RLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863MLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863FLL | IC ETHERNET SW 3PORT 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8851-16MQL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free) Eval Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| KSZ8851-16MQLI | 功能描述:以太網(wǎng) IC Single Ethernet Port + Generic (16-bit) Bus Interface(Lead Free, I-Temp) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8851-32MQL | 功能描述:以太網(wǎng) IC 10/100BT Ethernet MAC + PHY with Generic (32-bit) Bus Interface, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8851-32MQLI | 功能描述:以太網(wǎng) IC 10/100BT Ethernet MAC + PHY with Generic (32-bit) Bus Interface (I-Temp) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8851MLL | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Single Port MAC/PHY Controller with Non PCI Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。