參數(shù)資料
型號(hào): KM4132G271A-8
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 128K x 32Bit x 2 Banks Synchronous Graphic RAM
中文描述: 128K的x 32Bit的× 2銀行同步圖形內(nèi)存
文件頁數(shù): 47/48頁
文件大小: 1000K
代理商: KM4132G271A-8
KM4132G271A
CMOS SGRAM
Rev.0 (August 1997)
FUNCTION TRUTH TABLE (TABLE 1, Continued)
*Note :
1. All entries assume that CKE was active(High) during the preceding clock cycle and the current clock cycle.
2. Illegal to bank in specified state ; Function may be legal in the bank indicated by BA, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
4. NOP to bank precharging or in idle state. May precharge bank indicated by BA(and PA).
5. Illegal if any banks is not idle.
6. Legal only if all banks are in idle or row active state.
ABBREVIATIONS :
RA = Row Address(A
0
~A
8
)
NOP = No Operation Command
BA = Bank Address(A
9
)
CA = Column Address(A
0
~A
7
)
PA = Precharge All(A
8
)
AP = Auto Precharge(A
8
)
FUNCTION TRUTH TABLE for CKE(TABLE 2)
Current
State
CKE
n-1
CKE
n
CS
RAS
CAS
WE
DSF
ADDR
ACTION
NOTE
Self
Refresh
H
L
L
L
L
L
L
H
L
L
L
L
L
L
H
H
H
H
H
H
H
H
L
H
H
L
L
X
H
H
H
H
H
L
X
H
H
H
H
H
L
H
L
L
L
L
L
L
L
L
H
L
H
L
X
H
L
L
L
L
X
X
H
L
L
L
L
X
X
H
L
L
L
L
L
L
X
X
X
X
X
X
X
H
H
H
L
X
X
X
H
H
H
L
X
X
X
H
H
H
L
L
L
X
X
X
X
X
X
X
H
H
L
X
X
X
X
H
H
L
X
X
X
X
H
H
L
H
L
L
X
X
X
X
X
X
X
H
L
X
X
X
X
X
H
L
X
X
X
X
X
H
L
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
INVALID
Exit Self Refresh --> ABI after
t
RC
Exit Self Refresh --> ABI after
t
RC
ILLEGAL
ILLEGAL
ILLEGAL
NOP(Maintain Self Refresh)
INVALID
Exit Power Down --> ABI
Exit Power Down --> ABI
ILLEGAL
ILLEGAL
ILLEGAL
NOP(Maintain Power Down Mode)
Refer to Table 1
Enter Power Down
Enter Power Down
ILLEGAL
ILLEGAL
ILLEGAL
Enter Self Refresh
ILLEGAL
NOP
Refer to Operations in Table 1
Begin Clock Suspend next cycle
Exit Clock Suspend next cycle
Maintain clock Suspend
7
7
Both
Bank
Precharge
Power
Down
8
8
All
Banks
Idle
9
9
9
Any State
other than
Listed
Above
10
10
*Note :
7. After CKE's low to high transition to exist self refresh mode. And a time of
t
RC
(min) has to be elapse after CKE's low to high
transition to issue a new command.
8. CKE low to high transition is asynchronous as if restarts internal clock.
A minimum setup time "
t
SS
+ one clock" must be satisfied before any command other than exit.
9. Power-down and self refresh can be entered only from the all banks idle state.
10. Must be a legal command.
ABBREVIATIONS : ABI = All Banks Idle
相關(guān)PDF資料
PDF描述
KM4132G271A 128K x 32Bit x 2 Banks Synchronous Graphic RAM
KM4132G271BTQ(R)-10 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL
KM4132G271BTQ(R)-7 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL
KM4132G271BTQ(R)-8 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL
KM4132G271B 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM4132G271AQ-10 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32Bit x 2 Banks Synchronous Graphic RAM
KM4132G271B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL
KM4132G271BQ(R)-10 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL
KM4132G271BQ(R)-7 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL
KM4132G271BQ(R)-8 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL