參數(shù)資料
型號(hào): K7I643684M-FC20
元件分類: SRAM
英文描述: 2M X 36 DDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, FBGA-165
文件頁(yè)數(shù): 14/18頁(yè)
文件大?。?/td> 190K
代理商: K7I643684M-FC20
2Mx36 & 4Mx18 & 8Mx8 DDRII CIO b4 SRAM
- 5 -
Rev 0.1
Mar. 2003
K7I643684M
K7I641884M
K7I640884M
Preliminary
PIN CONFIGURATIONS(TOP VIEW) K7I640884M(4Mx8)
Notes: 1. NW0 controls write to DQ0:DQ3 and NW1 controls write to DQ4:DQ7.
1
2
3
4
5
6
7
8
9
10
11
A
CQ
SA
R/ W
NW1
K
NC
LD
SA
CQ
B
NC
SA
NC
K
NW 0
SA
NC
DQ3
C
NC
VSS
SA
NC
SA
VSS
NC
D
NC
VSS
NC
E
NC
DQ4
VDDQ
VSS
V DDQ
NC
DQ2
F
NC
VDDQ
VDD
VSS
VDD
V DDQ
NC
G
NC
DQ5
VDDQ
VDD
VSS
VDD
V DDQ
NC
H
Doff
VREF
VDDQ
VDD
VSS
VDD
V DDQ
VDDQ
VREF
ZQ
J
NC
VDDQ
VDD
VSS
VDD
V DDQ
NC
DQ1
NC
K
NC
VDDQ
VDD
VSS
VDD
V DDQ
NC
L
NC
DQ6
NC
VDDQ
VSS
V DDQ
NC
DQ0
M
NC
VSS
NC
N
NC
VSS
SA
VSS
NC
P
NC
DQ7
SA
C
SA
NC
R
TDO
TCK
SA
C
SA
TMS
TDI
PIN NAME
Notes: 1. C, C, K or K cannot be set to V REF voltage.
2. When ZQ pin is directly connected to VDD output impedance is set to minimum value and itcannot be connected to ground or left unconnected.
3. Not connected to chip pad internally.
4. The X8 product does not permit random start address on the least significant address bit.
SYMBOL
PIN NUMBERS
DESCRIPTION
NOTE
K, K
6B, 6A
Input Clock
C, C
6P, 6R
Input Clock for Output Data
1
CQ, CQ
11A, 1A
Output Echo Clock
Doff
1H
DLL Disable when low
SA
2A,3A,9A,10A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R
Address Inputs
DQ0-7
10J,11B,3E,11E,3G,2L,11L,3P
Data Inputs Outputs
R/ W
4A
Read, Write Control Pin, Read active
when high
LD
8A
Synchronous Load Pin, bus Cycle
sequence is to be defined when low
NW0, NW1
7B, 5A
Nybble Write Control Pin,active when low
VREF
2H,10H
Input Reference Voltage
ZQ
11H
Output Driver Impedance Control Input
2
VDD
5F,7F,5G,7G,5H,7H,5J,7J,5K,7K
Power Supply ( 1.8 V )
VDDQ
4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L
Output Power Supply ( 1.5V or 1.8V )
V SS
2A,4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N
Ground
TMS
10R
JTAG Test Mode Select
TDI
11R
JTAG Test Data Input
TCK
2R
JTAG Test Clock
TDO
1R
JTAG Test Data Output
NC
7A,1B,2B,3B,5B,9B,10B,1C,2C,3C,7C,9C,10C,11C
1D,2D,3D,9D,10D,11D,1E,2E,9E,10E,1F,2F,3F,9F,10F,11F
1G,2G,9G,10G,11G,1J,2J,3J,9J,11J,1K,2K,3K,9K,10K,11K
1L,3L,9L,10L,1M,2M,3M,9M,10M,11M,1N,2N,3N,9N,10N
11N,1P,2P,9P,10P,11P
No Connect
3
相關(guān)PDF資料
PDF描述
K8S1215EZC-SC1C0 32M X 16 FLASH 1.8V PROM, 100 ns, PBGA64
K8S5515ETC-SC1E0 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44
K9E2G08U0M-YIB00 256M X 8 FLASH 2.7V PROM, 30 ns, PDSO48
KA-59-281 TNC CONNECTOR, PLUG
KA-91-02 RF STRAIGHT ADAPTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7I643684M-FC25 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:72Mb DDRII SRAM Specification
K7I643684M-FC30 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:72Mb DDRII SRAM Specification
K7I643684M-FCI16 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:72Mb DDRII SRAM Specification
K7I643684M-FCI20 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:72Mb DDRII SRAM Specification
K7I643684M-FECI25 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:72Mb DDRII SRAM Specification