參數(shù)資料
型號： IXE5418
元件分類： 通信、網(wǎng)絡(luò)模塊及開發(fā)工具
英文描述： Telecomm/Datacomm
中文描述： 電信/數(shù)據(jù)通信
文件頁數(shù)： 13/30頁
文件大?。?/td> 367K
代理商： IXE5418
Intel Media Switch
IXE5418 Gigabit Device
Data Sheet
13
5.9
Interrupt Generation and Handling
The IXE5418 provides flexible interrupt generation mechanisms. It provides two interrupt pins and
two on-chip mask registers that enable the CPU to map any interrupt to either of the interrupt pins.
This allows the CPU to treat certain interrupts as high priority and others as low priority.
The CPU can also mask off any interrupt from both registers and effectively convert the bit into a
poll bit.
5.10
Packet Transfers to CPU
The IXE5418 provides extensive packet processing support in its hardware in order to reduce the
burden of the CPU.
It provides four queues for packets that are to be sent to the CPU. These levels are described below.
Each queue can be individually turned on or off to start and stop the CPU from receiving packets
from that queue, and can be assigned a guaranteed bandwidth. This allows the CPU to prioritize the
types of packets that it wants to process.
The DMA engines that are provided per queue allow the IXE5418 to directly transfer data into the
CPU memory without CPU intervention.
5.10.1
CPU Queues
CPU Queue entries use the following values:
Queue 3
— All packets in the reserved BPDU address range except 802.3x.
— Packets which are handled by the MAC and ASIC internally.
— GVRP and GMRP packets (if these protocols are enabled).
Queue 2
— All packets (IP, IPX, L2) addressed to CPU.
Queue 1
— All broadcast packets.
— All multicast packets (enabled to go to CPU).
— All packets that go to CPU through port mirroring.
Queue 0
—
All Other CPU packets including error packets.
5.10.2
Packet Headers
The IXE5418 prepends a header to every packet it writes into CPU memory. This header occupies
one 32 byte section. The start of the packet is always aligned to a 32 byte boundary in the CPU
memory. Thus, if a 65 byte packet is sent to the CPU memory, the header occupies the first 32 byte
相關(guān)PDF資料
PDF描述
IXF440 LAN HUB CONTROLLER
IXF6048 Telecommunication IC
IXFH42N20S TRANSISTOR | MOSFET | N-CHANNEL | 200V V(BR)DSS | 42A I(D) | TO-247VAR
IXFH4N100Q TRANSISTOR | MOSFET | N-CHANNEL | 1KV V(BR)DSS | 4A I(D) | TO-247AD
IXFH50N20S TRANSISTOR | MOSFET | N-CHANNEL | 200V V(BR)DSS | 50A I(D) | TO-264AA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IXE611P1 功能描述:IC DRIVER MOSF/IGBT HALF 8-PDIP RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 配置:高端 輸入類型:非反相 延遲時間:200ns 電流 - 峰:250mA 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大（自引導(dǎo)啟動）:600V 電源電壓:12 V ~ 20 V 工作溫度:-40°C ~ 125°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-DIP 包裝:管件 其它名稱:*IR2127
IXE611S1 功能描述:IC DRIVER MOSF/IGBT HALF 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 配置:高端 輸入類型:非反相 延遲時間:200ns 電流 - 峰:250mA 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大（自引導(dǎo)啟動）:600V 電源電壓:12 V ~ 20 V 工作溫度:-40°C ~ 125°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-DIP 包裝:管件 其它名稱:*IR2127
IXE611S1T/R 功能描述:功率驅(qū)動器IC 0.6 Amps 35V 25 Rds RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時間: 下降時間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube
IXEH25N120 功能描述:IGBT 晶體管 25 Amps 1200V RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube
IXEH25N120D1 功能描述:IGBT 晶體管 25 Amps 1200V RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*