參數(shù)資料
型號(hào): ISP1561BM,557
廠商: ST-ERICSSON
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
封裝: 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128
文件頁(yè)數(shù): 21/103頁(yè)
文件大?。?/td> 457K
代理商: ISP1561BM,557
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
24 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
8.2.2.3
PORTWAKECAP register (address: 62h)
The PORTWAKECAP register is a 2-byte register, and the bit description is given in
Table 30. This register is used to establish a policy about which ports are for wake events.
Bit positions 1 to 15 in the mask correspond to a physical port implemented on the current
EHCI controller. Logic 1 in a bit position indicates that a device connected below the port
can be enabled as a wake-up device and the port may be enabled for disconnect or
connect, or overcurrent events as wake-up events. This is an information only mask
register. The bits in this register do not affect the actual operation of the EHCI Host
Controller. The system-specic policy can be established by BIOS initializing this register
to a system-specic value. The system software uses the information in this register when
enabling devices and ports for remote wake-up.
8.2.3 Power management registers
8.2.3.1
CAP_ID register (address: value read from address 34h + 0h)
The Capability Identier (CAP_ID) register when read by the system software as 01h
indicates that the data structure currently being pointed to is the PCI power management
data structure. Each function of a PCI device may have only one item in its capability list
with CAP_ID set to 01h. The bit description of the register is given in Table 32.
::
31(1Fh)
59984
32 (20h)
60000
::
62 (3Eh)
60480
63 (3Fh)
60496
Table 29.
FLADJ value as a function of SOF cycle time …continued
FLADJ value
SOF cycle time (480 MHz)
Table 30.
PORTWAKECAP register: bit description
Bit
Symbol
Access
Value
Description
15 to 0
PORTWAKE
CAP[15:0]
R/W
001Fh
Port Wake Up Capability Mask: EHCI does not implement this feature.
Table 31.
Power management registers
Offset
Register
value read from address 34h + 0h
Capability Identier (CAP_ID)
value read from address 34h + 1h
Next Item Pointer (NEXT_ITEM_PTR)
value read from address 34h + 2h
Power Management Capabilities (PMC)
value read from address 34h + 4h
Power Management Control/Status (PMCSR)
value read from address 34h + 6h
Power Management Control/Status PCI-to-PCI Bridge
Support Extensions (PMCSR_BSE)
value read from address 34h + 7h
Data
Table 32.
CAP_ID register: bit description
Bit
Symbol
Access
Value
Description
7 to 0
CAP_ID[7:0]
R
01h
ID: This eld when 01h identies the linked list item as being PCI power
management registers.
相關(guān)PDF資料
PDF描述
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1563BM UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
ISP1563BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
ISP1564ET,551 PCI BUS CONTROLLER, PBGA100
ISP1582BS,557 UNIVERSAL SERIAL BUS CONTROLLER, PQCC56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1561BMGA 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1561BMGE 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1561BMUM 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1562 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller
ISP1562BE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller