- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1501 Hi-Speed Universal Serial Bus peripheral transceiver PDF資料下載
參數(shù)資料
| 型號： | ISP1501 |
| 英文描述： | Hi-Speed Universal Serial Bus peripheral transceiver |
| 中文描述： | 高速通用串行總線外設收發(fā)器 |
| 文件頁數(shù)： | 21/40頁 |
| 文件大?。?/td> | 770K |
| 代理商： | ISP1501 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Philips Semiconductors
ISP1501
Hi-Speed USB peripheral transceiver
Product data
Rev. 02 — 21 November 2002
21 of 40
9397 750 10025
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
11. Clocking
The CLKOUT30 and CLKOUT48 pins are free running clocks at 30 MHz and 48 MHz,
respectively.
11.1 Power-up behavior
Both output clocks (CLKOUT30 and CLKOUT48) are held LOW (logic 0) at power-up
for a period of up to 8192 oscillator cycles before they are enabled.
The time during which these output clocks are blocked depends on the start-up time
of the external crystal. A total of 8192 oscillator clock ticks must be counted before
enabling the output clocks. Therefore, the minimum timing from power-up to the time
when CLKOUT30 and CLKOUT48 are available is 8192 x 83 ns = 680
μ
s.
11.2 Suspend behavior
When SUSPEND is driven from logic 0 to logic 1, output clocks will stop toggling
because the internal PLL and the external crystal will also enter a power-down state.
The clocks CLKOUT30 and CLKOUT48 can stop at either logic 0 or logic 1.
When SUSPEND is driven from logic 1 to logic 0, the external crystal and the PLL will
start again. However, there is no blocking of output clocks. CLKOUT30 and
CLKOUT48 may drift slightly from 30 MHz and 48 MHz, respectively until the PLL
locks up.
11.3 Reset behavior
A pin reset will force the digital circuit that generates 30 MHz and 48 MHz from the
HS PLL (480 MHz) to the initial state. Therefore, the output clock at 30 MHz and
48 MHz will be aligned after pin RESET is driven from logic 1 to logic 0 (falling edge).
During that one instance, the alignment causes the clock period to change.
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1520 | Hi-Speed Universal Serial Bus hub controller |
| ISP1520BD | Hi-Speed Universal Serial Bus hub controller |
| ISP1521 | Hi-Speed Universal Serial Bus hub controller |
| ISP1521BE | Hi-Speed Universal Serial Bus hub controller |
| ISP1561 | ISP1561BM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1501BE | 制造商:PHILLIPS 功能描述: |
| ISP1504 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB OTG(On-The-Go) Transceiver |
| ISP1504A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ULPI Hi-Speed Universal Serial Bus On-The-Go transceiver |
| ISP1504A1_07 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ULPI Hi-Speed Universal Serial Bus On-The-Go transceiver |
| ISP1504A1ET | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ULPI Hi-Speed Universal Serial Bus On-The-Go transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。