參數(shù)資料
型號(hào)： ISP1181BDGG,112
廠商： NXP SEMICONDUCTORS
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PDSO48
封裝： 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48
文件頁(yè)數(shù)： 6/70頁(yè)
文件大?。?/td> 341K
代理商： ISP1181BDGG,112
Philips Semiconductors
ISP1181B
Full-speed USB peripheral controller
Product data
Rev. 02 — 07 December 2004
14 of 70
9397 750 13958
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9.3 Endpoint initialization
In response to the standard USB request, Set Interface, the rmware must program
all 16 ECRs of the ISP1181B in sequence (see Table 4), whether the endpoints are
enabled or not. The hardware will then automatically allocate FIFO storage space.
If all endpoints have been congured successfully, the rmware must return an empty
packet to the control IN endpoint to acknowledge success to the host. If there are
errors in the endpoint conguration, the rmware must stall the control IN endpoint.
When reset by hardware or via the USB bus, the ISP1181B disables all endpoints
and clears all ECRs, except for the control endpoint which is xed and always
enabled.
Endpoint initialization can be done at any time; however, it is valid only after
enumeration.
9.4 Endpoint I/O mode access
When an endpoint event occurs (a packet is transmitted or received), the associated
endpoint interrupt bits (EPn) of the Interrupt Register (IR) will be set by the SIE. The
rmware then responds to the interrupt and selects the endpoint for processing.
The endpoint interrupt bit will be cleared by reading the Endpoint Status Register
(ESR). The ESR also contains information on the status of the endpoint buffer.
For an OUT (= receive) endpoint, the packet length and packet data can be read from
ISP1181B using the Read Buffer command. When the whole packet has been read,
the rmware sends a Clear Buffer command to enable the reception of new packets.
For an IN (= transmit) endpoint, the packet length and data to be sent can be written
to ISP1181B using the Write Buffer command. When the whole packet has been
written to the buffer, the rmware sends a Validate Buffer command to enable data
transmission to the host.
9.5 Special actions on control endpoints
Control endpoints require special rmware actions. The arrival of a SETUP packet
ushes the IN buffer and disables the Validate Buffer and Clear Buffer commands for
the control IN and OUT endpoints. The microcontroller needs to re-enable these
commands by sending an Acknowledge Setup command to both control endpoints.
This ensures that the last SETUP packet stays in the buffer and that no packets can
be sent back to the host until the microcontroller has explicitly acknowledged that it
has seen the SETUP packet.
相關(guān)PDF資料
PDF描述
ISP1183BS,157 UNIVERSAL SERIAL BUS CONTROLLER, PQCC32
ISP1362EE,551 UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1181BDGG-T 制造商:ST-Ericsson 功能描述:USB Peripheral Controller 48-Pin TSSOP T/R
ISP1181BDGGTM 功能描述:IC USB HOST CTRL FLL-SPD 48TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
ISP1181BPC 制造商:ST-Ericsson 功能描述:Full-Speed Universal Serial Bus Peripheral Controller
ISP1181BS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
ISP1181DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full-speed Universal Serial Bus interface device
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*