![](http://datasheet.mmic.net.cn/IDT--Integrated-Device-Technology-Inc/IDT82P2288BBG_datasheet_97498/IDT82P2288BBG_29.png)
IDT82P2288
OCTAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
Functional Description
29
March 04, 2009
3.7
DECODER
3.7.1
LINE CODE RULE
3.7.1.1 T1 / J1 Mode
In T1/J1 mode, the AMI and B8ZS line code rules are provided. The
selection is made by the R_MD bit.
3.7.1.2 E1 Mode
In E1 mode, the AMI and HDB3 line code rules are provided. The
selection is made by the R_MD bit.
3.7.2
DECODE ERROR DETECTION
3.7.2.1 T1 / J1 Mode
The decode errors can be divided into three types in T1/J1 mode:
Bipolar Violation (BPV) Error: When AMI line code rule is used, the
BPV error will be detected if two consecutive pulses are received
with the same polarity (refer to
Figure 8). The event of the Bipolar
Violation (BPV) Error is forwarded to the Performance Monitor.
B8ZS Code Violation (CV) Error: When B8ZS line code rule is
used, a CV error is detected when the received code does not
match the standard B8ZS line code pattern (expect the Excessive
Zero error).
Excessive Zero (EXZ) Error: EXZ error can be detected in both
AMI and B8ZS line code rules. There are two standards defining
the EXZ error: ANSI and FCC. The EXZ_DEF bit chooses a stan-
dard for the corresponding link to judge the EXZ error.
Table 8shows the definition of EXZ. To count the event of the Excessive
Zero (EXZ) Error, the EXZ_ERR[1:0] bits should be set to ‘01’. The
Excessive Zero (EXZ) Error is counted in an internal 16-bit EXZ
counter. The content in the EXZ counter is transferred to the EXZ
Error Counter L-Byte & H-Byte registers in two ways:
- When the CNT_MD bit is ‘0’, the Manual-Report mode is
selected. The EXZ counter transfers its content to the EXZ Error
Counter L-Byte & H-Byte registers when there is a transition
from ‘0’ to ‘1’ on the CNT_TRF bit;
- When the CNT_MD bit is ‘1’, the Auto-Report mode is selected.
The EXZ counter transfers its content to the EXZ Error Counter
L-Byte & H-Byte registers every one second automatically.
After the content in the counter is transferred to the EXZ Error
Counter L-Byte & H-Byte registers, the counter will be cleared to ‘0’ and
start a new round counting automatically. No error event is lost during
data transferring.
The overflow of the counter is reflected by the CNTOV_IS bit, and
can trigger an interrupt if the corresponding CNT_IE bit is set.
When the Bipolar Violation (BPV) Error or the B8ZS Code Violation
(CV) Error is detected, it will be indicated by the CV_IS bit. When the
Excessive Zero (EXZ) Error is detected, it will be indicated by the
EXZ_IS bit. When the CV_IS bit or the EXZ_IS bit is ‘1’, an interrupt will
be reported by the INT pin if enabled by the corresponding CV_IE bit or
the EXZ_IE bit.
3.7.2.2 E1 Mode
The decode errors can be divided into three types in E1 mode:
Bipolar Violation (BPV) Error: When AMI line code rule is used, the
BPV error will be detected if two consecutive pulses are received
with the same polarity (refer to
Figure 8). The event of the Bipolar
Violation (BPV) Error is forwarded to the Performance Monitor.
HDB3 Code Violation (CV) Error: When HDB3 line code rule is
used, a CV error is detected if two consecutive BPV errors are
detected, and the pulses that have the same polarity as the previ-
ous pulse are not the HDB3 zero substitution pulsed (refer to
Excessive Zero (EXZ) Error: EXZ error can be detected in both
AMI and HDB3 line code rules. There are two standards defining
the EXZ error: ANSI and FCC. The EXZ_DEF bit chooses a stan-
dard for the corresponding link to judge the EXZ error.
Table 8shows the definition of EXZ. To count the event of the Excessive
Zero (EXZ) Error, the EXZ_ERR[1:0] bits should be set to ‘01’. The
Excessive Zero (EXZ) Error is counted in an internal 16-bit EXZ
counter. The content in the EXZ counter is transferred to the EXZ
Error Counter L-Byte & H-Byte registers in two ways:
- When the CNT_MD bit is ‘0’, the Manual-Report mode is
selected. The EXZ counter transfers its content to the EXZ Error
Counter L-Byte & H-Byte registers when there is a transition
from ‘0’ to ‘1’ on the CNT_TRF bit;
- When the CNT_MD bit is ‘1’, the Auto-Report mode is selected.
The EXZ counter transfers its content to the EXZ Error Counter
L-Byte & H-Byte registers every one second automatically.
After the content in the counter is transferred to the EXZ Error
Counter L-Byte & H-Byte registers, the counter will be cleared to ‘0’ and
start a new round counting automatically. No error event is lost during
data transferring.
The overflow of the counter is reflected by the CNTOV_IS bit, and
can trigger an interrupt if the corresponding CNT_IE bit is set.
When the Bipolar Violation (BPV) Error or the HDB3 Code Violation
(CV) Error is detected, it will be indicated by the CV_IS bit. When the
Excessive Zero (EXZ) Error is detected, it will be indicated by the
EXZ_IS bit. When the CV_IS bit or the EXZ_IS bit is ‘1’, an interrupt will
be reported by the INT pin if enabled by the corresponding CV_IE bit or
the EXZ_IE bit.