參數(shù)資料
型號(hào)： IDT821054PQF
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 6/45頁(yè)
文件大?。?/td> 0K
描述： IC PCM CODEC QUAD MPI 64-PQFP
標(biāo)準(zhǔn)包裝： 84
類型： PCM 編解碼器/濾波器
數(shù)據(jù)接口： PCM 音頻接口
ADC / DAC 數(shù)量： 4 / 4
三角積分調(diào)變： 無(wú)
電壓 - 電源，模擬： 4.75 V ~ 5.25 V
電壓 - 電源，數(shù)字： 4.75 V ~ 5.25 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-QFP
供應(yīng)商設(shè)備封裝： 64-PQFP（14x14）
包裝： 管件
其它名稱： 821054PQF
14
IDT821054 QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE
INDUSTRIAL TEMPERATURE RANGE
40 Hz < f < 60 Hz, tolerance <
±5%
60 Hz < f < 100 Hz, tolerance <
±2.5%
100 Hz < f < 3400 Hz, tolerance <
±1%
The frequency and amplitude coefficients should be converted to
corresponding hexadecimal values before being written to the Coe-
address of the tone coefficients.
The ring signal is a special signal generated by the dual tone
generators. When only one tone generator is enabled, or dual tone
generators produce the same tone signal and frequency of the tone
meets the ring signal requirement (10 Hz to 100 Hz), a ring signal will be
generated and output to the VOUT pin.
2.9
FSK SIGNAL GENERATION
The IDT821054 has a built-in FSK generator for all four channels to
send Caller-ID signals. The general procedure of sending a Caller-ID
signal is as shown in Figure - 6.
Figure - 6 General Procedure of Sending Caller-ID Signal
The Seizure Signal is a series of '01' pairs. Seizure Length, i.e. the
number of the ‘01’ pairs of the Seizure Signal, is programmable. It is two
times of the value of the SL[7:0] bits in GREG15. For example, if SL[7:0]
= 5 (d), the Seizure Length will be 10 (d).
The Mark Signal is a series of '1'. The length of the Mark Signal
(Mark Length) is determined by the ML[7:0] bits in GREG16.
The Caller-ID message should be written to the FSK-RAM before it is
sent out. The FSK-RAM consists of 32 words, and each word consists of
two bytes, so it can contain up to 64 bytes of message at one time. If the
total message is longer than 64 bytes, it should be written to the FSK-
RAM at two or more times. Data Length, i.e. the number of the data
bytes that are written to the FSK-RAM for transmission, is set by the
DL[7:0] bits in GREG14.
One 'Word' of the Caller-ID message consists of 10 bits: one Start Bit
at the beginning, one Stop Bit at the end and eight bits of Caller-ID
message in the middle. For the IDT821054, the eight bits of Caller-ID
message are from the FSK-RAM, and the Start Bit/Stop Bit will be added
automatically when sending the Caller-ID message.
The Flag Signal is a series of '1'. The length of the Flag Signal (Flag
Length) is determined by the FL[7:0] bits in GREG13.
The BS (BT/Bellcore Selection) bit in GREG17 determines which
specification the FSK generator will follow. The IDT821054 supports
both Bellcore 202 and BT standards. Table - 1 is the comparison of
these two standards.
The MAS (Mark After Send) bit in GREG17 determines whether to
keep on sending a series of '1's after the completion of sending the
content in the FSK-RAM. If the total Caller-ID message is longer than 64
bytes, the MAS bit should be set to '1' to hold the link after the first 64
bytes of Caller-ID message have been sent. Then, users can update the
FSK-RAM with new data and send the new data without re-sending the
Seizure Signal and Mark Signal. This is important to keep the integrity of
Caller-ID information.
The FCS[2:0] (FSK Channel Selection) bits in GREG17 are used to
select one of the four channels to send the FSK signal. The FO bit
GREG17 is used to enable/disable the FSK generator. When all
configurations and FSK-RAM updating have been completed, the FS
(FSK Start) bit in GREG17 should be set to ‘1’ to trigger the sending of
FSK signal. The FS bit will be reset to ‘0’ after all data bytes in the FSK-
RAM have been sent out.
A recommended procedure of programming the FSK generator is
shown in Figure - 7.
No
Yes
Start
Send Seizure Signal
Send Mark Signal
Send One Word of Caller-ID
Message
Send Flag Signal
Complete Caller-ID Message Sending?
Stop
Table - 1 BT/Bellcore Standard of FSK Signal
Item
BT
Bellcore
Mark (1)
frequency
1300 Hz
± 1.5%
1200 Hz
± 1.1%
Space (0)
frequency
2100 Hz
± 1.1%
2200 Hz
± 1.1%
Transmission rate
1200 baud
± 1%
1200 Hz
± 1%
Word format
1 start bit which is ‘0’, 8
word bits (with least
significant bit LSB first), 1
stop bit which is ‘1’.
1 start bit which is ‘0’, 8
word bits (with least
significant bit LSB first), 1
stop bit which is ‘1’.
相關(guān)PDF資料
PDF描述
IDT82V3001APVG8 IC PLL WAN W/SGL REF INP 56-SSOP
IDT82V3010PVG IC PLL WAN 51/E1/OC3 DUAL 56SSOP
IDT82V3011PVG IC PLL WAN T1/E1/OC3 SGL 56-SSOP
IDT82V3012PVG8 IC PLL WAN T1/E1/OC3 DUAL 56SSOP
IDT82V3155PVG IC PLL WAN T1/E1/OC3 DUAL 56SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT821054PQFG 功能描述:IC PCM CODEC QUAD MPI 64-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
IDT821064 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE
IDT821064PQF 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE
IDT821068 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:OCTAL PROGRAMMABLE PCM CODEC
IDT821068PX 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:OCTAL PROGRAMMABLE PCM CODEC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*