參數(shù)資料
型號(hào): IDT723614L15PF
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: DRAM
英文描述: CMOS SyncBiFIFOO WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2
中文描述: 64 X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP120
封裝: TQFP-120
文件頁(yè)數(shù): 4/39頁(yè)
文件大小: 499K
代理商: IDT723614L15PF
4
COMMERCIAL TEMPERATURE RANGE
IDT723614 CMOS SyncBiFIFO
WITH BUS MATCHING AND BYTE SWAPPING
64 x 36 x 2
Symbol Name
A0-A35
Port A Data
AEA
Port A Almost-Empty
Flag
I/O
I/O
O
Description
36-bit bidirectional data port for side A.
Programmable almost-empty flag synchronized to CLKA. It is LOW when
(Port A) the number of 36-bit words in FIFO2 is less than or equal to the value in
the offset register, X.
O
Programmable almost-empty flag synchronized to CLKB. It is LOW when the
(Port B) number of 36-bit words in FIFO1 is less than or equal to the value in the
offset register, X.
O
Programmable almost-full flag synchronized to CLKA. It is LOW when the
(Port A) number of 36-bit empty locations in FIFO1 is less than or equal to the value
in the offset register, X.
O
Programmable almost-full flag synchronized to CLKB. It is LOW when the
(Port B) number of 36-bit empty locations in FIFO2 is less than or equal to the value
in the offset register, X.
I/O
36-bit bidirectional data port for side B.
I
Selects the bytes on port B used during byte or word data transfer. A LOW
on BE
selects the most significant bytes on B0-B35 for use, and a HIGH
selects the least significant bytes
I
CLKA is a continuous clock that synchronizes all data transfers through port A
and can be asynchronous or coincident to CLKB.
EFA
,
FFA
,
AFA
, and
AEA
are synchronized to the LOW-to-HIGH transition of CLKA.
I
CLKB is a continuous clock that synchronizes all data transfers through port B
and can be asynchronous or coincident to CLKA. Port B byte swapping and
data port sizing operations are also synchronous to the LOW-to-HIGH transi-
tion of CLKB.
EFB
,
FFB
,
AFB
, and
AEB
are synchronized to the LOW-to-HIGH
transition of CLKB.
I
CSA
must be LOW to enable a LOW-to-HIGH transition of CLKA to read or
write data on port A. The A0-A35 outputs are in the high-impedance state
when
CSA
is HIGH.
I
CSB
must be LOW to enable a LOW-to-HIGH transition of CLKB to read or
write data on port B. The B0-B35 outputs are in the high-impedance state
when
CSB
is HIGH.
O
EFA
is synchronized to the LOW-to-HIGH transition of CLKA. When
EFA
is
(Port A) LOW, FIFO2 is empty, and reads from its memory are disabled. Data can
be read from FIFO2 to the output register when
EFA
is HIGH.
EFA
is forced
LOW when the device is reset and is set HIGH by the second LOW-to-HIGH
transition of CLKA after data is loaded into empty FIFO2 memory.
O
EFB
is synchronized to the LOW-to-HIGH transition of CLKB. When
EFB
is
(Port B) LOW, the FIFO1 is empty, and reads from its memory are disabled. Data can
be read from FIFO1 to the output register when
EFB
is HIGH.
EFB
is forced
LOW when the device is reset and is set HIGH by the second LOW-to-HIGH
transition of CLKB after data is loaded into empty FIFO1 memory.
I
ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or
write data on port A.
I
ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or
write data on port B.
O
FFA
is synchronized to the LOW-to-HIGH transition of CLKA. When
FFA
is
(Port A) LOW, FIFO1 is full, and writes to its memory are disabled.
FFA
is forced LOW
when the device is reset and is set HIGH by the second LOW-to-HIGH transi-
tion of CLKA after reset.
O
FFB
is synchronized to the LOW-to-HIGH transition of CLKB. When
FFB
is
(Port B) LOW, FIFO2 is full, and writes to its memory are disabled.
FFB
is forced LOW
when the device is reset and is set HIGH by the second LOW-to-HIGH transi-
tion of CLKB after reset.
AEB
Port B Almost-Empty
Flag
AFA
Port A Almost-Full
Flag
AFB
Port B Almost-Full
Flag
B0-B35
BE
Port B Data.
Big-endian select
CLKA
Port A Clock
CLKB
Port B Clock
CSA
Port A Chip Select
CSB
Port B Chip Select
EFA
Port A Empty Flag
EFB
Port B Empty Flag
ENA
Port A Enable
ENB
Port B Enable
FFA
Port A Full Flag
FFB
Port B Full Flag
PIN DESCRIPTION
相關(guān)PDF資料
PDF描述
IDT723614L15PQF RF CONNECTOR; 75 OHM SMC PLUG, RIGHT ANGLE, CRIMP ATTACHMENT FOR RG180 & RG195
IDT723614L20PF CMOS SyncBiFIFOO WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2
IDT723614L20PQF CMOS SyncBiFIFOO WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2
IDT723614 High-Slew-Rate, Single-Supply Operational Amplifier 8-PDIP 0 to 70
IDT723614L30PF 8349 TBGA NO PB W/ ENC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT723614L15PF8 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723614L15PQF 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723614L20PF 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723614L20PF8 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723614L20PFI 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433