- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67712 > IDT5T9010BBGI (INTEGRATED DEVICE TECHNOLOGY INC) 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 PDF資料下載
參數(shù)資料
| 型號： | IDT5T9010BBGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 |
| 封裝： | LEAD FREE, PLASTIC, BGA-144 |
| 文件頁數(shù)： | 8/23頁 |
| 文件大?。?/td> | 168K |
| 代理商： | IDT5T9010BBGI |
16
INDUSTRIALTEMPERATURERANGE
IDT5T9010
2.5V PROGRAMMABLE SKEW PLL CLOCK DRIVER TERACLOCK
AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Symbol
Parameter
Min.
Typ.
Max
Unit
FNOM
VCO Frequency Range
see Programmable Skew Range and Resolution Table
tRPW
Reference Clock Pulse Width HIGH or LOW
1
—
ns
tFPW
Feedback Input Pulse Width HIGH or LOW
1
—
ns
tU
Programmable Skew Time Unit
see Control Summary Table
tSK(B)
Output Matched Pair Skew(1,2,4)
——50
ps
tSK(O)
Output Skew (Rise-Rise, Fall-Fall, Nominal)(1,3)
—
100
ps
tSK1(
ω)
Multiple Frequency Skew (Rise-Rise, Fall-Fall, Nominal-Divided, Divided-Divided)(1,3,4)
—
100
ps
tSK2(
ω)
Multiple Frequency Skew (Rise-Fall, Nominal-Divided, Divided-Divided)(1,3,4)
—
400
ps
tSK1(INV)
Inverting Skew (Nominal-Inverted)(1,3)
—
400
ps
tSK2(INV)
Inverting Skew (Rise-Rise, Fall-Fall, Rise-Fall, Inverted-Divided)(1,3,4)
—
400
ps
tSK(PR)
Process Skew(1,3.5)
—
300
ps
t(
φ)
REF Input to FB Static Phase Offset(6)
-100
—
100
ps
tODCV
Output Duty Cycle Variation from 50%(7)
HSTL, eHSTL, 1.8V LVTTL
-375
—
375
ps
2.5V LVTTL
-275
—
275
tORISE
Output Rise Time(8)
HSTL, eHSTL, 1.8V LVTTL
—
1.2
ns
2.5V LVTTL
—
1
tOFALL
OutputFallTime(8)
HSTL, eHSTL, 1.8V LVTTL
—
1.2
ns
2.5V LVTTL
—
1
tL
Power-up PLL Lock Time(9)
——
1
ms
tL(
ω)
PLL Lock Time After Input Frequency Change(9)
——
1
ms
tL(REFSEL1)
PLL Lock Time After Change in REF_SEL (9,11)
—
100
μs
tL(REFSEL2)
PLL Lock Time After Change in REF_SEL (REF1 and REF0 are different frequency)(9)
——
1
ms
tL(PD)
PLL Lock Time After Asserting
PD Pin(9)
——
1
ms
tJIT(CC)
Cycle-to-Cycle Output Jitter (peak-to-peak)(10)
—50
75
ps
tJIT(PER)
PeriodJitter(peak-to-peak)(10)
——75
ps
tJIT(HP)
Half Period Jitter (peak-to-peak, QFB/
QFB )(10,12)
—
125
ps
tJIT(DUTY)
Duty Cycle Jitter (peak-to-peak)
—
100
ps
VOX
HSTL and eHSTL Differential True and Complementary Output Crossing Voltage Level,
VDDQ/2 - 150
VDDQ/2
VDDQ/2 + 150
mV
QFB/
QFB only(12)
NOTES:
1.
Skew is the time between the earliest and latest output transition among all outputs for which the same tU delay has been selected, and when all outputs are loaded with the
specified load.
2.
tSK(B) is the skew between a pair of outputs (nQ0 and nQ1) when all outputs are selected as the same class.
3.
The measurement is made at VDDQ/2.
4.
There are three classes of outputs: nominal (multiple of tU delay), inverted, and divided (divide-by-2 or divide-by-4 mode).
5.
tSK(PR) is the output to corresponding output skew between any two devices operating under the same conditions (VDD and VDDQ, ambient temperature, air flow, etc.).
6.
t(
φ) is measured with REF and FB the same type of input, the same rise and fall times. For TxS/RxS = MID or HIGH, the measurement is taken from VTHI on REF to VTHI on
FB. For TxS/RxS = LOW, the measurement is taken from the crosspoint of REF/
REF to the crosspoint of FB/FB. All outputs are set to 0tU, FB input divider set to divide-by-
one, and FS = HIGH.
7.
tODCV is measured with all outputs selected for 0tU.
8.
Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.
9.
tL, tL(
ω), tL(REFSEL1), tL(REFSEL2), and tL(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDDQ is stable and
within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after
PD is (re)asserted until t(
φ) is within specified
limits.
10. The jitter parameters are measured with all outputs selected for 0tU, FB input divider is set to divide-by-one, and FS = HIGH.
11. Both REF inputs must be the same frequency, but up to ±180° out of phase.
12. For HSTL/eHSTL outputs only.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT5T9010BBI | 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 |
| IDT5T9010BBI8 | 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 |
| IDT5T905PGGI | 5T SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| IDT5T907PAGI | 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| IDT5T9110BBI8 | 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5T9010BBGI8 | 功能描述:IC CLK DVR PLL PROGR 144-BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TeraClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5T9050PGGI | 功能描述:IC CLK BUFFER 1:5 200MHZ 28TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅動器 系列:- 產品培訓模塊:High Bandwidth Product Overview 標準包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML，LVDS，LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) |
| IDT5T9050PGGI8 | 功能描述:IC CLK BUFF 1:5 200MHZ 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅動器 系列:- 標準包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:管件 |
| IDT5T9050PGI | 功能描述:IC CLK BUFF 1:5 200MHZ 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅動器 系列:- 標準包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:管件 |
| IDT5T90533PGGI | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER SDR 1:5 28TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。