參數(shù)資料
型號: IDT5T9010BBI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144
封裝: PLASTIC, BGA-144
文件頁數(shù): 1/23頁
文件大?。?/td> 168K
代理商: IDT5T9010BBI
1
INDUSTRIALTEMPERATURERANGE
IDT5T9010
2.5V PROGRAMMABLE SKEW PLL CLOCK DRIVER TERACLOCK
1sOE
2sOE
1
Q0
1
Q1
2
Q0
2
Q1
3
Q0
3
Q1
4
Q0
4
Q1
5
Q0
5
Q1
QFB
Skew
Select
1F2:0
Skew
Select
2F2:0
Skew
Select
3F2:0
Skew
Select
4F2:0
Skew
Select
5F2:0
TxS
REF0
REF0/
VREF0
FB
FB/
VREF2
RxS
REF1
REF1/
VREF1
0
1
PLL
PD
FS
LOCK
PE
PLL_EN
/N
DS1:0
3
REF_SEL
0
1
Skew
Select
FBF2:0
OMODE
3sOE
4sOE
5sOE
3
NOVEMBER 2004
2003
Integrated Device Technology, Inc.
DSC 5979/23
c
INDUSTRIAL TEMPERATURE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
2.5 VDD
5 pairs of programmable skew outputs
Low skew: 50ps same pair, 100ps all outputs
Selectable positive or negative edge synchronization
Tolerant of spread spectrum input clock
Synchronous output enable
Selectable reference input
Input frequency: 4.17MHz to 250MHz
Output frequency: 12.5MHz to 250MHz
1.8V / 2.5V LVTTL: up to 250MHz
HSTL / eHSTL: up to 250MHz
Hot insertable and over-voltage tolerant inputs
3-level inputs for skew control
3-level inputs for selectable interface
3-level inputs for divide selection multiply/divide ratios of
(1-6, 8, 10, 12) / (2, 4)
Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input
interface
Selectable differential or single-ended inputs and ten single-
ended outputs
PLL bypass for DC testing
External differential feedback, internal loop filter
Low Jitter: <75ps cycle-to-cycle
Power-down mode
Lock indicator
Available in BGA package
FUNCTIONAL BLOCK DIAGRAM
IDT5T9010
2.5V PROGRAMMABLE SKEW
PLL CLOCK DRIVER
TERACLOCK
DESCRIPTION:
The IDT5T9010 is a 2.5V PLL clock driver intended for high perfor-
mance computing and data-communications applications. A key feature of
the programmable skew is the ability of outputs to lead or lag the REF input
signal. The IDT5T9010 has ten programmable skew outputs in five banks
of two, plus a dedicated differential feedback. Skew is controlled by 3-level
input signals that may be hard-wired to appropriate high-mid-low levels.
The redundant input capability allows for a smooth change over to a
secondary clock source when the primary clock source is absent.
The feedback bank allows divide-by-functionality from 1 to 12 through
the use of the DS[1:0] inputs. This provides the user with frequency
multiplication 1 to 12 without using divided outputs for feedback. Each output
bank also allows for a divide-by-functionality of 2 or 4.
The IDT5T9010 features a user-selectable, single-ended or differential
inputtotensingle-endedoutputs. Theclockdriveralsoactsasatranslatorfrom
a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended
1.8V/2.5V LVTTL input to HSTL, eHSTL, or 1.8V/2.5V LVTTL outputs.
Selectableinterfaceiscontrolledby3-levelinputsignalsthatmaybehard-wired
to appropriate high-mid-low levels. The outputs can be synchronously
enabled/disabled.
Furthermore, when PE is held high, all the outputs are synchronized with
the positive edge of the REF clock input. When PE is held low, all the outputs
are synchronized with the negative edge of REF.
相關(guān)PDF資料
PDF描述
IDT5T9010BBI8 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144
IDT5T905PGGI 5T SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
IDT5T907PAGI 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
IDT5T9110BBI8 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144
IDT5T9110BBI 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5T9050PGGI 功能描述:IC CLK BUFFER 1:5 200MHZ 28TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:High Bandwidth Product Overview 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML,LVDS,LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR)
IDT5T9050PGGI8 功能描述:IC CLK BUFF 1:5 200MHZ 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
IDT5T9050PGI 功能描述:IC CLK BUFF 1:5 200MHZ 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
IDT5T90533PGGI 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER SDR 1:5 28TSSOP
IDT5T90533PGGI8 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER SDR 1:5 28TSSOP 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:5 250MHZ 28TSSOP