參數(shù)資料
型號(hào): ICSS98UAE877AHLFIT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 98UAE SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52
封裝: LEAD FREE, MO-205/MO-255, VFBGA-52
文件頁(yè)數(shù): 6/18頁(yè)
文件大?。?/td> 331K
代理商: ICSS98UAE877AHLFIT
ICS98UAE877A
1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
COMMERCIAL TEMPERATURE GRADE
1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
14
ICS98UAE877A
7181/2
VDDQ
GND
VIA
CARD
VIA
CARD
BEAD
0603
4.7uF
1206
0.1uF
0603
2200pF
0603
AVDD
AGND
PLL
1
Ω
Figure 11. AVDD Filtering
*Place the 2200pF capacitors close to the PLL.
*Use wide traces for PLL Analog power and GND. Connect PLL and caps to AGND trace and connect
trace to one GND via (farthest from PLL).
*Recommended bead: Fair-rite P/N 2506036017Y0 or equivalent (0.8
Ω DC max., 600Ω at 100MHz).
相關(guān)PDF資料
PDF描述
ICSS98UAE877AKLFT 98UAE SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40
ICSSSTU3286AHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32864BHMLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32866BHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32866BHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTU32864 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer
ICSSSTUA32S869B 制造商:ICS 制造商全稱:ICS 功能描述:14-Bit Configurable Registered Buffer for DDR2
ICSSSTUAF32865A 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32865AHLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866B 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2