參數(shù)資料
型號: ICSS98UAE877AHLFIT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: 98UAE SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52
封裝: LEAD FREE, MO-205/MO-255, VFBGA-52
文件頁數(shù): 2/18頁
文件大?。?/td> 331K
代理商: ICSS98UAE877AHLFIT
ICS98UAE877A
1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
COMMERCIAL TEMPERATURE GRADE
1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
10
ICS98UAE877A
7181/2
Parameter Measurement Information
VDD
GND
ICS98UAE877A
V(CLK)
VDD/2
ICS98UAE877A
R=10
Ω
Z= 60
Ω
Z= 60
Ω
C = 10pF
Z= 50
Ω
Z= 50
Ω
R= 1M
Ω
R=10
Ω
L= 2.97"
L = 2.97"
VTT
Note: VTT =GND
C= 1pF
R= 1M
Ω
C = 1pF
SCOPE
GND
Z= 120
Ω
GND
Yx, FB_OUTC
Yx, FB_OUTT
tC(N)
tC(N + 1)
tJIT(CC) =tC(N) +tC(N + 1)
Figure 1: IBIS Model Output Load
Figure 2: Output Load Test Circuit
Figure 3: Cycle-to-Cycle Jitter
相關PDF資料
PDF描述
ICSS98UAE877AKLFT 98UAE SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40
ICSSSTU3286AHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32864BHMLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32866BHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32866BHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
相關代理商/技術參數(shù)
參數(shù)描述
ICSSSTU32864 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer
ICSSSTUA32S869B 制造商:ICS 制造商全稱:ICS 功能描述:14-Bit Configurable Registered Buffer for DDR2
ICSSSTUAF32865A 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32865AHLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866B 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2