- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379205 > IBM13M8734HCC (IBM Microeletronics) 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號： | IBM13M8734HCC |
| 廠商： | IBM Microeletronics |
| 英文描述： | 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動態(tài)RAM模塊) |
| 中文描述： | 8米× 72 1銀行注冊/緩沖內(nèi)存模組（8米× 72 1組寄存/緩沖同步動態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 8/21頁 |
| 文件大?。?/td> | 543K |
| 代理商： | IBM13M8734HCC |
IBM13M8734HCC
8M x 72 1 Bank Registered/Buffered SDRAM Module
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 8 of 21
19L7145.E93758B
2/99
25
Minimum Clock Cycle Time at CLX-2 (CL = 1)
N/A
00
26
Maximum Data Access Time (t
AC
) from Clock at CLX-2
(CL = 1)
N/A
00
27
Minimum Row Precharge Time (t
RP
)
-260, -360
20.0ns
14
-10
30.0ns
1E
28
Minimum Row Active to Row Active delay (t
RRD
)
20.0ns
14
29
Minimum RAS to CAS delay (t
RCD
)
-260, -360
20.0ns
14
-10
30.0ns
1E
30
Minimum RAS Pulse width (t
RAS
)
-260, -360
50.0ns
32
-10
60.0ns
3C
31
Module Bank Density
64MB
10
32
Address and Command Setup Time
Before Clock
-260, -360
2.0ns
20
-10
3.0ns
30
33
Address and Command Hold Time After
Clock
-260, -360
1.0ns
10
-10
1.0ns
10
34
Data Input Setup Time Before Clock
-260, -360
2.0ns
20
-10
3.0ns
30
35
Data Input Hold Time After Clock
-260, -360
1.0ns
10
-10
1.0ns
10
36 - 61 Reserved
Undefined
00
62
SPD Revision
-260, -360
PC100 1.2A
12
-10
02
02
63
Checksum for bytes 0 - 62
Checksum Data
cc
3
64 - 71 Manufacturers’ JEDEC ID Code
IBM
A400000000000000
72
Assembly Manufacturing Location
Toronto, Canada
91
Vimercate, Italy
53
Serial Presence Detect (Part 2 of 3)
Byte #
Description
SPD Entry Value
Serial PD Data Entry
(Hexadecimal)
Notes
1. In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock
cycles] + 1 = DIMM CAS latency).
2. Minimum application clock cycle time for the -260 and -360 is 10ns (100MHz), and for -10 is 15ns (66MHz).
3. cc = Checksum Data byte, 00-FF (Hex).
4. “R” = Alphanumeric revision code, A-Z, 0-9.
5. rr = ASCII coded revision code byte “R”.
6. ww = Binary coded decimal week code, 01-53 (Decimal)
01-35 (Hex).
7. yy = Binary coded decimal year code, 00-99 (Decimal)
00-63 (Hex).
8. ss = Serial number data byte, 00-FF (Hex).
Discontinued (8/99 - last order; 12/99 - last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13M8734HCD | 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動態(tài)RAM模塊) |
| IBM13N16644HCB | 16M x 64 Two-Bank Unbuffered SDRAM Module(16M x 64 2組不帶緩沖同步動態(tài)RAM模塊) |
| IBM13N16734HCB | 16M x 72 Two-Bank Unbuffered SDRAM Module(16M x 72 2組不帶緩沖同步動態(tài)RAM模塊) |
| IBM13N16644HC | 16M x 64 2 Bank Unbuffered SDRAM Module(16M x 64 2組不帶緩沖同步動態(tài)RAM模塊) |
| IBM13N16734HC | 16M x 72 2 Bank Unbuffered SDRAM Module(16M x 72 2組不帶緩沖同步動態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。