- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379205 > IBM13M8734HCC (IBM Microeletronics) 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM13M8734HCC |
| 廠商： | IBM Microeletronics |
| 英文描述： | 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| 中文描述： | 8米× 72 1銀行注冊(cè)/緩沖內(nèi)存模組（8米× 72 1組寄存/緩沖同步動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 15/21頁 |
| 文件大?。?/td> | 543K |
| 代理商： | IBM13M8734HCC |
IBM13M8734HCC
8M x 72 1 Bank Registered/Buffered SDRAM Module
19L7145.E93758B
2/99
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 15 of 21
Clock and Clock Enable Parameters
Symbol
Parameter
-260,
(Device CL,
t
RCD
, t
RP
= 2, 2, 2)
-360,
(Device CL,
t
RCD
, t
RP
= 3, 2, 3)
-10
Units
Notes
Min.
Max.
Min.
Max.
Min.
Max.
t
CK4
Clock Cycle Time, DIMM CAS Latency = 4
Registered
10
1000
10
1000
15
1000
ns
1
t
CK3
Clock Cycle Time, DIMM CAS Latency = 3
Registered
10
1000
15
1000
15
1000
ns
1, 2
Buffered
10
1000
10
1000
15
1000
ns
t
CK2
Clock Cycle Time, DIMM CAS Latency = 2
Buffered
10
1000
15
1000
15
1000
ns
1
t
AC4
Clock Access Time, DIMM CAS Latency = 4
Registered
—
7.7
—
7.7
—
9.7
ns
1, 3
t
AC3
Clock Access Time, DIMM CAS Latency = 3
Registered
—
7.7
—
10.7
—
10.7
ns
1, 3
Buffered
—
7.7
—
7.7
—
9.7
ns
t
AC2
Clock Access Time, DIMM CAS Latency = 2
Buffered
—
7.7
—
10.7
—
10.7
ns
1, 3
t
CKH
Clock High Pulse Width
3
—
3
—
3
—
ns
4
t
CKL
Clock Low Pulse Width
3
—
3
—
3
—
ns
4
t
CES
Clock Enable Set-up Time
Registered
2.0
—
2.0
—
2.0
—
ns
1
Buffered
7.2
—
7.2
—
8.2
—
ns
t
CEH
Clock Enable Hold Time
Registered
1.6
—
1.6
—
1.6
—
ns
1
Buffered
0.2
—
0.2
—
0.2
—
ns
t
SB
Power Down mode Entry Time
0
10
0
10
0
10
ns
t
T
Transition Time (Rise and Fall)
0.5
10
0.5
10
0.5
10
ns
1. DIMM CAS latency = device CL [clock cycles] + 1 for Register mode; DIMM CAS latency is one clock less for Buffer mode.
2. For 66Mhz clock, DIMM CAS Latency = 3 is the standard application.
3. Access time is measured at 1.4V. See AC output load circuit.
4. t
CKH
is the pulse width of CLK measured from the positive edge to the negative edge referenced to V
IH
(min). t
CKL
is the pulse
width of CLK measured from the negative edge to the positive edge referenced to V
IL
(max).
Discontinued (8/99 - last order; 12/99 - last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13M8734HCD | 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13N16644HCB | 16M x 64 Two-Bank Unbuffered SDRAM Module(16M x 64 2組不帶緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13N16734HCB | 16M x 72 Two-Bank Unbuffered SDRAM Module(16M x 72 2組不帶緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13N16644HC | 16M x 64 2 Bank Unbuffered SDRAM Module(16M x 64 2組不帶緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13N16734HC | 16M x 72 2 Bank Unbuffered SDRAM Module(16M x 72 2組不帶緩沖同步動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。