參數(shù)資料
型號(hào): HY29LV400
英文描述: 4M(X8/X16)|3.0V|55|NOR FLASH - 4M
中文描述: 4分(X8/X16)| 3.0V | 55 | NOR閃存- 4分
文件頁(yè)數(shù): 19/40頁(yè)
文件大?。?/td> 550K
代理商: HY29LV400
19
Rev. 1.0/Nov. 01
HY29LV400
limit. This is a failure condition that indicates that
the program or erase cycle was not successfully
completed. DQ[5] status is valid only while DQ[7]
or DQ[6] indicate that the Automatic Algorithm is
in progress.
The DQ[5] failure condition will also be signaled if
the host tries to program a
1
to a location that is
previously programmed to
0
, since only an erase
operation can change a
0
to a
1
.
For both of these conditions, the host must issue
a Reset command to return the device to the Read
mode.
DQ[3] - Sector Erase Timer
After writing a Sector Erase command sequence,
the host may read DQ[3] to determine whether or
not an erase operation has begun. When the
sector erase time-out expires and the sector erase
operation commences, DQ[3] switches from a
0
Read DQ[7:0]
at Valid Address (Note 1)
DQ[6] Toggled
NO
(Note 3)
YES
PROGRAM/ERASE
COMPLETE
DQ[5] = 1
NO
YES
Read DQ[7:0]
at Valid Address (Note 1)
DQ[6] Toggled
(Note 2)
NO
YES
PROGRAM/ERASE
EXCEEDED TIME ERROR
Notes
:
1. During programming, the program address.
During sector erase, an address within any sector scheduled for erasure.
2. Recheck DQ[6] since toggling may stop at the same time as DQ[5] changes from 0 to 1.
3. Use this path if testing for Program/Erase status.
4. Use this path to test whether sector is in Erase Suspend mode.
Read DQ[7:0]
at Valid Address (Note 1)
START
Read DQ[7:0]
DQ[2] Toggled
NO
SECTOR BEING READ
IS IN ERASE SUSPEND
Read DQ[7:0]
YES
NO
(Note 4)
SECTOR BEING READ
IS NOT IN ERASE SUSPEND
Figure 8. Toggle Bit I and II Test Algorithm
to a
1
. Refer to the
Sector Erase Command
section for additional information. Note that the
sector erase timer does not apply to the Chip Erase
command.
After the initial Sector Erase command sequence
is issued, the system should read the status on
DQ[7] (Data# Polling) or DQ[6] (Toggle Bit I) to
ensure that the device has accepted the command
sequence, and then read DQ[3]. If DQ[3] is a
1
,
the internally controlled erase cycle has begun and
all further sector erase data cycles or commands
(other than Erase Suspend) are ignored until the
erase operation is complete. If DQ[3] is a
0
, the
device will accept a sector erase data cycle to mark
an additional sector for erasure. To ensure that
the data cycles have been accepted, the system
software should check the status of DQ[3] prior to
and following each subsequent sector erase data
cycle. If DQ[3] is high on the second status check,
the last data cycle might not have been accepted.
相關(guān)PDF資料
PDF描述
HY3-9574A-9 Analog-to-Digital Converter??? 12-Bit
HY3-9574B-9 Analog-to-Digital Converter??? 12-Bit
HY3-9574J-5 Analog-to-Digital Converter??? 12-Bit
HY3-9574K-5 Analog-to-Digital Converter??? 12-Bit
HY-9574
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY29LV400BF55 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory
HY29LV400BF55I 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory
HY29LV400BF70 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory
HY29LV400BF70I 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory
HY29LV400BF90 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory