- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370738 > HY29LV400 4M(X8/X16)|3.0V|55|NOR FLASH - 4M PDF資料下載
參數(shù)資料
| 型號： | HY29LV400 |
| 英文描述： | 4M(X8/X16)|3.0V|55|NOR FLASH - 4M |
| 中文描述： | 4分（X8/X16）| 3.0V | 55 | NOR閃存- 4分 |
| 文件頁數(shù)： | 18/40頁 |
| 文件大?。?/td> | 550K |
| 代理商： | HY29LV400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
18
Rev. 1.0/Nov. 01
HY29LV400
and ignores the command for the specified sec-
tors that are protected.
When the system detects that DQ[7] has changed
from the complement to true data (or
“
0
”
to
“
1
”
for
erase), it should do an additional read cycle to read
valid data from DQ[7:0]. This is because DQ[7]
may change asynchronously with respect to the
other data bits while Output Enable (OE#) is as-
serted low.
Figure 7 illustrates the Data# Polling test algorithm.
DQ[6] - Toggle Bit I
Toggle Bit I on DQ[6] indicates whether an Auto-
matic Program or Erase algorithm is in progress
or complete, or whether the device has entered
the Erase Suspend mode. Toggle Bit I may be read
at any address, and is valid after the rising edge
of the final WE# pulse in the Program or Erase
command sequence, including during the sector
START
Read DQ[7:0]
at Valid Address (Note 1)
DQ[7] = Data
NO
YES
PROGRAM/ERASE
COMPLETE
DQ[5] = 1
NO
YES
Test for DQ[7] = 1
for Erase Operation
Read DQ[7:0]
at Valid Address (Note 1)
DQ[7] = Data
(Note 2)
NO
YES
Test for DQ[7] = 1
for Erase Operation
PROGRAM/ERASE
EXCEEDED TIME ERROR
Notes:
1. During
programming
, the program address. During
sector erase
, an
address within any non-protected sector specified for erasure. During
chip erase
, an address within any non-protected sector.
2. Recheck DQ[7] since it may change asynchronously to DQ[5].
Figure 7. Data# Polling Test Algorithm
erase time-out. The system may use either OE#
or CE# to control the read cycles.
Successive read cycles at any address during an
Automatic Program algorithm operation (including
programming while in Erase Suspend mode)
cause DQ[6] to toggle. DQ[6] stops toggling when
the operation is complete. If a program address
falls within a protected sector, DQ[6] toggles for
approximately one μs after the program command
sequence is written, then returns to reading array
data.
While the Automatic Erase algorithm is operating,
successive read cycles at any address cause
DQ[6] to toggle. DQ[6] stops toggling when the
erase operation is complete or when the device is
placed in the Erase Suspend mode. The host may
use DQ[2] to determine which sectors are erasing
or erase-suspended (see below). After an Erase
command sequence is written, if all sectors se-
lected for erasing are protected, DQ[6] toggles for
approximately 100 μs, then returns to reading ar-
ray data. If at least one selected sector is not pro-
tected, the Automatic Erase algorithm erases the
unprotected sectors, and ignores the selected sec-
tors that are protected.
DQ[2] - Toggle Bit II
Toggle Bit II, DQ[2], when used with DQ[6], indi-
cates whether a particular sector is actively eras-
ing or whether that sector is erase-suspended.
Toggle Bit II is valid after the rising edge of the
final WE# pulse in the command sequence. The
device toggles DQ[2] with each OE# or CE# read
cycle.
DQ[2] toggles when the host reads at addresses
within sectors that have been specified for era-
sure, but cannot distinguish whether the sector is
actively erasing or is erase-suspended. DQ[6],
by comparison, indicates whether the device is ac-
tively erasing or is in Erase Suspend, but cannot
distinguish which sectors are specified for erasure.
Thus, both status bits are required for sector and
mode information.
Figure 8 illustrates the operation of Toggle Bits I
and II.
DQ[5] - Exceeded Timing Limits
DQ[5] is set to a
‘
1
’
when the program or erase
time has exceeded a specified internal pulse count
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY3-9574A-9 | Analog-to-Digital Converter??? 12-Bit |
| HY3-9574B-9 | Analog-to-Digital Converter??? 12-Bit |
| HY3-9574J-5 | Analog-to-Digital Converter??? 12-Bit |
| HY3-9574K-5 | Analog-to-Digital Converter??? 12-Bit |
| HY-9574 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY29LV400BF55 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory |
| HY29LV400BF55I | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory |
| HY29LV400BF70 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory |
| HY29LV400BF70I | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory |
| HY29LV400BF90 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。