- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385400 > HT49C10 (Holtek Semiconductor Inc.) 8-BIT MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | HT49C10 |
| 廠商： | Holtek Semiconductor Inc. |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-BIT MICROCONTROLLER |
| 中文描述： | 8位微控制器 |
| 文件頁(yè)數(shù)： | 10/47頁(yè) |
| 文件大小： | 329K |
| 代理商： | HT49C10 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)
HT49C10
10
September 28, 1999
Instruction(s)
Table Location
*9
*8
*7
*6
*5
*4
*3
*2
*1
*0
TABRDC [m]
P9
P8
@7
@6
@5
@4
@3
@2
@1
@0
TABRDL [m]
1
1
@7
@6
@5
@4
@3
@2
@1
@0
Table location
tents of the lower-order byte to the specified
data memory, and the contents of the
higher-orderbytetoTBLH(tablehigher-order
byte register) (08H). Only the destination of
the lower-order byte in the table is
well-defined; the other bits of the table word
are all transferred to the lower portion of
TBLH, and the remaining two bits are both
readas 0 .TheTBLHisreadonly,andtheta-
ble pointer (TBLP) is a read/write register
(07H),indicatingthetablelocation.Beforeac-
cessingthetable,thelocationshouldbeplaced
in TBLP. All the table related instructions re-
quire two cycles to complete the operation.
These areas may function as a normal ROM
dependingupontherequirements.
Stack register
STACK
The stack register is a special part of the mem-
ory used to save the contents of the PC. The
stack is organized into four levels and is neither
part of the data nor part of the program, and is
neither readable nor writeable. Its activated
level is indexed by a stack pointer (SP) and is
neither readable nor writeable. At a commence-
ment of a subroutine call or an interrupt ac-
knowledgment, the contents of the PC is
pushed onto the stack. At the end of the subrou-
tine or interrupt routine, signaled by a return
instruction (RET or RETI), the contents of the
PC is restored to its previous value from the
stack. After chip reset, the SP will point to the
top of the stack.
If the stack is full and a non-masked interrupt
takes place, the interrupt request flag is recorded
but the acknowledgment is still inhibited. Once
theSPisdecremented(byRETorRETI),thein-
terrupt is serviced. This feature prevents stack
overflow, allowing the programmer to use the
structure easily. Likewise, if the stack is full,
and a CALL is subsequently executed, a stack
overflow occurs and the first entry is lost (only
themostrecentfourreturnaddressesarestored).
Data memory
RAM
The data memory (RAM) is designed with 81 8
bits, and is divided into two functional groups,
namely special function registers and general
purpose data memory, most of which are read-
able/writeable, although some are read only.
Of the two types of functional groups, the special
functionregistersconsistofanindirectaddressing
register 0 (00H), a memory pointer register 0
(MP0;01H),anindirectaddressingregister1(02H),
a memory pointer register 1 (MP1;03H), a bank
pointer (BP;04H), an accumulator (ACC;05H), a
program counter lower-order byte register
(PCL;06H), a table pointer (TBLP;07H), a table
higher-order byte register (TBLH;08H), a real
time clock control register (RTCC;09H), a status
register (STATUS;0AH), an interrupt control reg-
ister 0 (INTC0;0BH), a timer/event counter
(TMR;0DH), a timer/event counter control register
(TMRC; 0EH), I/O registers (PA;12H, PB;14H),
and interrupt control register 1 (INTC1;1EH). On
the other hand, the general purpose data memory,
addressed from 20H to 5FH, is used for data and
controlinformationunderinstructioncommands.
The areas in the RAM can directly handle
arithmetic, logic, increment, decrement, and
rotate operations. Except for some dedicated
bits, each bit in the RAM can be set and reset by
SET [m].i and CLR [m].i . They are also indi-
rectly accessible through the memory pointer
Note: *9~*0: Table location bits
@7~@0: Table pointer bits
P9~P8: Current program counter bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT49C30L | HDSP-A101 RED DISPLAY, LED, |
| HT49R30 | DISPLAY 7 SEGMENT |
| HT49R30A-1 | DISPL 7 SEG YELLOW |
| HT49C30-1 | 8-Bit LCD Type MCU |
| HT49C50 | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT49C10(48SSOP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| HT49C10-1 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
| HT49C10-1_12 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
| HT49C30-1 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit LCD Type MCU |
| HT49C30-1_12 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。