- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371807 > HFA3863 (Intersil Corporation) Direct Sequence Spread Spectrum Baseband Processor(直接序列擴(kuò)譜基帶處理器) PDF資料下載
參數(shù)資料
| 型號： | HFA3863 |
| 廠商： | Intersil Corporation |
| 元件分類： | 基帶處理器 |
| 英文描述： | Direct Sequence Spread Spectrum Baseband Processor(直接序列擴(kuò)譜基帶處理器) |
| 中文描述： | 直接序列擴(kuò)頻基帶處理器（直接序列擴(kuò)譜基帶處理器） |
| 文件頁數(shù)： | 6/39頁 |
| 文件大?。?/td> | 305K |
| 代理商： | HFA3863 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
4-6
TX Port
The transmit data port accepts the data that needs to be
transmitted serially from an external data source. The data is
modulated and transmitted as soon as it is received from the
external data source. The serial data is input to the HFA3863
through TXD using the next rising edge of TXCLK to clock it in
the HFA3863. TXCLK is an output from the HFA3863. A
timing scenario of the transmit signal handshakes and
sequence is shown on timing diagram Figure 4.
The external processor initiates the transmit sequence by
asserting TX_PE. TX_PE envelopes the transmit data packet
on TXD. The HFA3863 responds by generating a Preamble
and Header. Before the last bit of the Header is sent, the
HFA3863 begins generating TXCLK to input the serial data on
TXD. TXCLK will run until TX_PE goes back to its inactive
state indicating the end of the data packet. The user needs to
hold TX_PE high for as many clocks as there bits to transmit.
For the higher data rates, this will be in multiples of the
number of bits per symbol. The HFA3863 will continue to
output modulated signal for 4
μ
s after the last data bit is
output, to supply bits to flush the modulation path. TX_PE
must be held until the last data bit is output from the
MAC/FIFO. The minimum TX_PE inactive pulse required to
restart the preamble and header generation is 2.22
μ
s and to
reset the modulator is 4.22
μ
s.
The HFA3863 internally generates the preamble and header
information from information supplied via the control registers.
The external source needs to provide only the data portion of
the packet and set the control registers. The timing diagram of
this process is illustrated on Figure 4. Assertion of TX_PE will
initialize the generation of the preamble and header. TX_RDY,
which is an output from the HFA3863, is used (if needed) to
indicate to the external processor that the preamble has been
generated and the device is ready to receive the data packet
(MPDU) to be transmitted from the external processor.
Signals TX_RDY, TX_PE and TXCLK can be set individually,
by programming Configuration Register (CR) 1, as either
active high or active low signals.
The transmit port is completely independent from the
operation of the other interface ports including the RX port,
therefore supporting a full duplex mode.
RX Port
The timing diagram Figure 5 illustrates the relationships
between the various signals of the RX port. The receive data
port serially outputs the demodulated data from RXD. The
data is output as soon as it is demodulated by the HFA3863.
RX_PE must be at its active state throughout the receive
operation. When RX_PE is inactive the device's receive
functions, including acquisition, will be in a stand by mode.
NOTE: Preamble/Header and Data is transmitted LSB first. TXD shown generated from rising edge of TXCLK.
FIGURE 4. TX PORT TIMING
NOTE: MD_RDY active after CRC16. See detailed timing diagrams (Figures 21, 22, 23).
FIGURE 5. RX PORT TIMING
LSB
DATA PACKET
MSB
DEASSERTED WHEN LAST
CHIP OF MPDU CLEARS
MOD PATH OF 3861 EXCEPT FOR
TX FILTER AND D/A
TXCLK
TX_PE
TXD
TX_RDY
FIRST DATA BIT SAMPLED
LAST DATA BIT SAMPLED
RXCLK
RX_PE
MD_RDY
RXD
PROCESSING
PREAMBLE/HEADER
LSB
DATA PACKET
MSB
HEADER
FIELDS
DATA
HFA3863
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HFA3983IV96 | 2.4GHz Power Amplifier and Detector |
| HFA3983 | 2.4GHz Power Amplifier and Detector(2.4GHz 功率放大器探測器) |
| HFA3983IV | 2.4GHz Power Amplifier and Detector |
| HFB60HF20 | 200V 60A Hi-Rel Ultra-Fast Discrete Diode in a SMD-1 package |
| HFB60HF20C | 200V 60A Hi-Rel Ultra-Fast Common Cathode Diode in a SMD-1 package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HFA3863IN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863IN96 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3925 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:null2.4GHz - 2.5GHz 250mW Power Amplifier |
| HFA3925IA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HFA3925IA1K | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。