
GT-96100A Advanced Communication Controller
Revision 1.0
3
Two 32-bit or one 64-bit high-performance PCI
2.1 compliant devices:
- Dual mode PCI interface can be used
as two independent 32-bit interfaces
(synchronous or asynchronous to
each other) or as a single 64-bit
interface.
- 192-bytes of posted write and read
prefetch buffers for each PCI
interface.
- 32/64-bit PCI master and target
operations.
- PCI bus speed of up to 66MHz with
zero wait states.
- Universal PCI buffers (each 32-bit PCI
use a different voltage).
- Operates either synchronous or
asynchronous to the CPU clock.
- Burst transfers used for efficient data
movement.
- Doorbell interrupts provided between
CPU and PCI.
- Supports flexible byte swapping
through PCI interface.
- Synchronization barrier support for
PCI side.
- PCI address remapping to resources.
Host to PCI bridge:
- Translates CPU cycles into PCI I/O or
Memory cycles.
- Generates PCI Configuration,
Interrupt Acknowledge, and Special
cycles on PCI bus.
PCI to Main Memory bridge:
- Supports fast back-to-back
transactions.
- Supports memory and I/O
transactions to internal configuration
registers.
- Supports locked operations.
I2O and Plug and Play Support:
- Industry Standard I2O messaging unit
on primary 32-bit PCI interface (also
available in 64-bit mode).
- Plug and Play compatible
configuration registers.
- PCI configuration header can be
loaded from boot PROM.
- PCI configuration registers are
accessible from both CPU and PCI
bus.
- Expansion ROM support.
PCI Hot-Plug and CompactPCI Hot-Swap
capable compliant.
Two programmable PCI Arbiter functions:
- Supports up to 9 external agents in
addition to PCI_0 and PCI_1 internal
devices.
- Two level priority arbitration capability
- each request can be assigned either
high or low priority.
Two-stage watchdog timer (NMI, Reset).
One 32-bit wide timer/counter, Three 24-bit
wide timer/counters.
Eighty-eight pins dedicated for peripheral
functions and general purpose I/Os.
- Each pin can be configured
independently as peripheral or
General Purpose I/O.
- Supports simple I/O and LED control.
- Inputs can generate a maskable
interrupt.
2.5V Core Supply Voltage, 3.3V I/O Supply
Voltage (PCI and Peripherals).
- All inputs are 5V tolerant.
JTAG Boundary Scan.
492 pin PBGA package.
Advanced 0.25 micron CMOS process.