參數(shù)資料
型號: GS8342D08E-333T
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 4M X 8 STANDARD SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, FPBGA-165
文件頁數(shù): 9/37頁
文件大?。?/td> 1668K
代理商: GS8342D08E-333T
Preliminary
GS8342D08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 8/2005
17/37
2003, GSI Technology
State Diagram
Power-Up
Read NOP
Load New
Read Address
D Count = 0
DDR Read
D Count = D Count + 1
Write NOP
Load New
Write Address
D Count = 0
DDR Write
D Count = D Count + 1
WRITE
READ
D Count = 2
WRITE
D Count = 2
READ
WRITE
Always
READ
D Count = 2
Notes:
1. Internal burst counter is fixed as 2-bit linear (i.e., when first address is A0+0, next internal burst address is A0+1.
2. “READ” refers to read active status with R = Low, “READ” refers to read inactive status with R = High. The same is
true for “WRITE” and “WRITE”.
3. Read and write state machine can be active simultaneously.
4. State machine control timing sequence is controlled by K.
READ
D Count = 1
Always
Increment
Read Address
WRITE
D Count = 2
Increment
Write Address
WRITE
D Count = 1
Always
相關(guān)PDF資料
PDF描述
GS8342Q08AE-278 4M X 8 DDR SRAM, 0.45 ns, PBGA165
GS84018AB-190 256K X 18 CACHE SRAM, 7.5 ns, PBGA119
GS840E18AGT-150T 256K X 18 CACHE SRAM, 10 ns, PQFP100
GS840E18AT-166IT 256K X 18 CACHE SRAM, 8.5 ns, PQFP100
GS840F36AGT-10T 128K X 36 CACHE SRAM, 10 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8342D08GE-400 制造商:GSI Technology 功能描述:4M X 8 (36 MEG) SIGMAQUAD II -SEPERATE I/O BURST OF 4 - Trays
GS8342D09AE-167 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.5NS 165FPBGA - Trays
GS8342D09AE-200 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays
GS8342D09AE-250 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays
GS8342D09AE-300 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays