- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄173638 > GS8342D08E-333T (GSI TECHNOLOGY) 4M X 8 STANDARD SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS8342D08E-333T |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 4M X 8 STANDARD SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 36/37頁 |
| 文件大?。?/td> | 1668K |
| 代理商： | GS8342D08E-333T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁
Preliminary
GS8342D08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 8/2005
8/37
2003, GSI Technology
SigmaQuad-II B4 SRAM DDR Write
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R high causes chip disable. A low on
the Write Enable-bar pin, W, and a high on the Read Enable-bar pin, R, begins a write cycle. W is always ignored if the previous
command was a write command. Data is clocked in by the next rising edge of K, the rising edge of K after that, the next rising edge
of K, and finally by the next rising edge of K. and by the rising edge of the K that follows.
SigmaQuad-II B4 Double Data Rate SRAM Write First
Write A
NOP
Read B
Write C
Read D
Write E
NOP
A
B
C
D
E
A
A+1
A+2
A+3
C
C+1
C+2
C+3
E
E+1
E+
A
A+1
A+2
A+3
C
C+1
C+2
C+3
E
E+1
E+
B
B+1
B+2
B+3
D
D+1
D+2
K
Address
R
W
BWx
D
C
Q
CQ
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 4 beat data transfer. The x18
version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NBx” may be substituted in all the discussion above.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8342Q08AE-278 | 4M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| GS84018AB-190 | 256K X 18 CACHE SRAM, 7.5 ns, PBGA119 |
| GS840E18AGT-150T | 256K X 18 CACHE SRAM, 10 ns, PQFP100 |
| GS840E18AT-166IT | 256K X 18 CACHE SRAM, 8.5 ns, PQFP100 |
| GS840F36AGT-10T | 128K X 36 CACHE SRAM, 10 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8342D08GE-400 | 制造商:GSI Technology 功能描述:4M X 8 (36 MEG) SIGMAQUAD II -SEPERATE I/O BURST OF 4 - Trays |
| GS8342D09AE-167 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.5NS 165FPBGA - Trays |
| GS8342D09AE-200 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays |
| GS8342D09AE-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays |
| GS8342D09AE-300 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。