參數(shù)資料
型號(hào)： GS8321E18AD-333IT
廠商： GSI TECHNOLOGY
元件分類(lèi)： SRAM
英文描述： CACHE SRAM, PBGA165
封裝： FPBGA-165
文件頁(yè)數(shù)： 13/32頁(yè)
文件大?。?/td> 736K
代理商： GS8321E18AD-333IT
GS8321E18/32/36AD-400/375/333/250/200/150
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00a 2/2011
20/32
2010, GSI Technology
Preliminary
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after ZZ recovery time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, ISB2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing Diagram
tZZR
tZZH
tZZS
Hold
Setup
tKL
tKH
tKC
CK
ADSP
ADSC
ZZ
Application Tips
Single and Dual Cycle Deselect
SCD devices force the use of “dummy read cycles” (read cycles that are launched normally but that are ended with the output
drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there
will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs (like this one) do not waste
bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at
bank address boundary crossings) but greater care must be exercised to avoid excessive bus contention.
相關(guān)PDF資料
PDF描述
GS832236AB-150VT 1M X 36 CACHE SRAM, 7.5 ns, PBGA119
GS8342D11BD-500IT 4M X 9 QDR SRAM, 0.45 ns, PBGA165
GS8342D11BD-500 4M X 9 QDR SRAM, 0.45 ns, PBGA165
GS8342D11BD-550IT 4M X 9 QDR SRAM, 0.45 ns, PBGA165
GS8342D37BD-300I 1M X 36 QDR SRAM, 0.45 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8321E18AD-375 制造商:GSI Technology 功能描述:165 BGA - Bulk
GS8321E18AGD-375 制造商:GSI Technology 功能描述:165 FPBGA - Bulk
GS8321E18AGD-375I 制造商:GSI Technology 功能描述:165 FPBGA - Bulk
GS8321E18E 制造商:GSI 制造商全稱:GSI Technology 功能描述:2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
GS8321E18E-133 制造商:GSI 制造商全稱:GSI Technology 功能描述:2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*